

BIT-SLICE MICROPROCESSOR DESIGN


JOHN MICK AND JIM BRICK

By John Mick, Engineering Manager for Systems and Applications of Digital Bipolar Products, and Jim Brick, Manager, Microprocessor Support, Advanced Micro Devices, Inc.

Applications requiring more than eight bits of precision, substantial amounts of arithmetic processing, adherence to a predefined instruction set, or blazing speed need something special. More than a fixed-instruction-set MOS microprocessor has to offer. The keys are microprogramming capability and bipolar LSI.

Today the 2900 family of bit-slice microprocessor components dominates microprogrammable bipolar LSI. But until now the critical information has been buried in a mass of theory and application notes.

Here, under one cover, all the theory is pared down to essentials and presented in a coherent manner. Application examples are used liberally to illustrate important points. And the authors end up designing not one, but two complete 16-bit microprogrammable bit-slice microprocessors.



BIT: MICROPI DES

JOHN MICK A

By John Mick, Manager for S Applications o Products, and Manager, Mic

2900 f sor cor ogramma how the cri oeen buried in a application notes

Here, under one of pared down to ess in a coherent ma amples are used important points, up designing not of 16-bit micropro microprocessors.

CONTENTS

Preface Acknowledgments Chapter | Computer Architecture 2 Chapter II Microprogrammed Design 12 Chapter III The Data Path 92 Chapter IV The Data Path—Part II 130 Chapter V Program Control Unit 190 Chapter VI Interrupt 206 Chapter VII Direct Memory Access 208 Chapter VIII HEX-29 258 Chapter IX Super Sixteen 318 Index

BN MICROF DI

JOHN MICK

By John Mic Manager for Applications Products, an Manager, Mi Support, Ad-Devices, Inc

Applications re bits of precision arithmetic propredefined insspeed need so than a fixed-ir croprocessor hi microprograms polar LSI.

Today the 2900 croprocessor of microprograms until now the been buried in application not

Here, under on down to erent

poi:

PREFACE

New integrated circults are usually accompanied by a wealth of theory and data sheets. Shortly thereafter follow the applicacation notes. The introduction of microprogrammable LSI parts, such as the Am2901 and subsequent ICs in the family, adhered to this pattern. We thought this was adequate in light of the previously successful introduction of fixed-instruction-set MOS microprocessors, which were more complex.

However, bit-slice microprocessor design proved more formidable than first realized. One reason was the intimate relationship between parts. These designs required the designer to pick and choose parts: How many slices are needed to do the job? Which microprogram sequencer and/or controller to select? Is a carry lookahead generator needed? And on, and on and. . . All these devices had to play together; no single device was complete by itself.

For this added up-front design effort, the user got blazing speed and the utmost flexibility. The latter proved the second hinderance to easy designing. Users now had to design the instruction set as well as the hardware and applications programs. They no longer had the luxury of a fixed-instruction set. On the other hand, they could eliminate unnecessary instructions, easily modify or add instructions at a later date or emulate the existing instruction set of a flower CPU.

Complicating matters was the fact that the 2900 family did not spring whole into the world. Parts were introduced and redesigned over a period of years as engineering and processing resources could be brought to

bear. This evolutionary process still goes on.

To alleviate matters, Advanced Micro Devices announced a nine-part course in microprogrammable microprocessing, each part to stand alone but to build logically upon the preceding part. And, because engineering talent is our most important resource, this course was to unfold over a 22-month period.

Since completion of the course, there has been no diminishing in demand for information on the material covered. In fact, the market for bipolar microprogrammable LSI parts doubled in each of the previous two years and showed no signs of slowing. So, as our copies of individual course materials dwindled, we thought it only natural to bring them all together under one cover. This book is the result.

We think the extraordinary time and effort was well worth it.

Acknowledgments:

The authors wish to thank members of Advanced Micro Devices' bipolar applications department for their contributions to various chapters in this book. In particular we would like to thank Steve Cheng, Vernon Coleman, Mike Economidis, Jerry Gray, Jack Hong, Mike Miller, Warren Miller, Bob Schopmeyer, and Moshe Shavit.

We would also like to thank Mike Simmons and Lee McDonald of Monterey, CA, for allowing us to use their HEX-29 microprogrammable microcomputer in Chapter VIII.

JOHN M

By John Manager Applicat Products Manager Support, Devices,

Application bits of present thmetic predefiner speed need than a fix croprocess microprogram polar LSI.

Today the croproces microprog until now been buri applicatio

Here, und pared dov in a cohe amples as importan

design it m The second secon

-terming carrier data

the state of the property of the control of the con

New integrated circular our usual and an expending the wavelent and trees and integrated processing the processing and a state of the content of the processing and a state of the processing which is not expending an expension of the processing which is not expensed. If the many processing which is not expensed to the processing which is not expensed. If the processing a processing and are in the processing and are income and are the content of the processing and are income and are the processing and are income and are the processing and are the processing and are the processing and are the advancement of the processing and are the advancement of the processing and are the advancement of the processing and are the processing and the processing and

teed not becaute them to the control of the control of designations of the collect products the control of designations or early and the control of the control of designation of the whole of the collections of the collecti

BIT-SLICE MICROPROCESSOR DESIGN


BI MICROL D

JOHN MICH

By John Mi Manager fo polication cts, au rs, N

croprocessor microprogram until now th been buried application r

Here, under pared down in a coheren amples are important p up designing 16-bit micr microproces



Chapter I
Computer Architecture

PREFACE

In this introductory Chapter we intend to:

- 1). develop a common terminology for future chapters.
- 2). Introduce several stored-program-computer design topics.
- define some of the computer architect's problems (which will be solved in the subsequent chapters).

In order to achieve these goels, we will start with computer basics. It should be stressed that approaches and solutions can be chosen which are different from the ones described in this and the subsequent chapters. However, the general ideas described will be appropriate to gain familiarly with the microprogrammable bit-slice devices in order to use them in any design conflouration.

BACK TO THE BASICS...

A STORED-PROGRAM-COMPUTER is defined as a machine capable of manipulating data according to predefined rules (instructions), where the program (collection of instructions) and data are stored in its memory (Fig. 1). Without some means of communication with the external world, the program and the data cannot be loaded into the memory nor can the results be read out. Therefore, an input/output device is required as shown in Fig. 2.




Figure 1. Basic Definition of a Stored-Program-Computer.




Figure 2. I/O Added to the Basic Stored-Program Computer.

The memory is usually organized in words, each containing N information. A unique address is allocated for each word which defines its position relative to other words. The Central Processor Unit (CPU) usually reads or writes one. word at a time by addressing the memory and then when the memory is ready, meating the contents of the word or writing near contents into that word. To perform this operation, two registers are usually used: The Memory Address Register (MAR), which contains the address and the Memory Data Register (MP) which contains the date (Fig. 3).




Figure 3. MAR and MDR Depicted for a Stored-Program Computer.

Since accessing a memory (reading from it or writing into it) is usually a relatively slow procedure, it is advantageous to have, a few memory locations inside the CPU which can be read from or written into very fast. These locations are usually called Accumulators or Working Registers. Having these fast access registers inside the CPU (Fig. 4) enables many operations to be carried out without referring to the memory (through the MAR and the MDR) and therefore these operations are executed faster.

The unit which actually performs the data manipulation is called the Arithmetic & Logic Unit (ALU). It has two inputs for operands and one output for the result. It usually operates on all the bits of a word in parallel. The ALU can perform all or part of the following operations:

Arithmetic	Logical
Add	OR '
Complement -	AND
Subtract	XOR .
Increment	NAND
Decrement	NOR -
	XNOR
	Comolem

In some architectures, one of the operands must always be in a special register (accumulator) and the result of the ALU operation is always transferred to this register. In a more general CPU, any two of the internal registers can contain the operands and the result of the ALU operation can be transferred to any one of them.

Another very useful feature of a CPU is the ability to shift the contents of a register or the output of the ALU one or more bits in either direction as shown in Fig. 5.




Figure 4. CPU with Internal High Speed Registers.




Figure 5. ALU and Shifter Added to the CPU Design.

We now have the elements to do any data manipulation required but we still need a unit which can properly set the MAR in order to find the next instruction of the program in the memory and to find its associated data. This unit is called the Program Control Unit (PCU) and its role is to load the MAR with the correct addrers in order to find the next instruction or data item or to point to a memory location where a data word should be written.

Often, the program steps (instructions, data) are written in the memory in consecutive locations, starting at address zero or at any other predefined address. The PCU can simply be incremented after each memory access thereby pointing to the address of the next instruction or data item. This counter-type PCU has very little flexibility. Sometimes we wish to change the "normal" flow of the instructions, particularly if we want to enable our computer to "make decisions" according to conditions prevailing at the current execution point. For example, we may want to execute one of two different sequences of instructions depending upon the result of the last operation performed. This is accomplished by loading the MAR with a new value (the address of the next instruction to be executed) rather than incrementing it. This operation is called a BRANCH or JUMP and can be unconditional (which allows execution of a non-contiguous string of instructions) or conditional (depending, for example, on whether the last operation's result was zero or not, was negative or positive, true or faise, etc.).

Even more flexibility can be achieved by using a stack (a group of temporary internal or external memory locations) to store vital data. A stack pointer is used to address the memory location currently at the top of the stack, indirect and relative addressing and other sophisticated addressing modes (all of which can be handled by the PCU) will be discussed later. Meanyfulls, ErG, 5 shows the PCU as a part of the CPU.

Executing an instruction in our computer now requires the following steps:

- a). The PCU loads the address of the next instruction to the MAR and signals to the memory that a Read is requested. incidentally, the PCU may be as simple as a Program Counter equal to the address width. The memory loads the MDR with the contents of the location addressed.
- b). The CPU decodes the instruction: i.e., (assuming operands are in internal registers) selects the proper egisters to feed the ALU, selects the proper function to be performed by the ALU, selects the proper function to be result, if required, and selects the register in which the result should be stored.
- c). The ALU performs the function desired.
- d). The result is loaded into the destination register.
- e). The result is also examined to determine whether a BRANCH is to be performed.
- The PCU calculates the address of the next instruction, (usually called a "EETCH").

This procedure becomes more complicated if the operands are not stored in the internal registers or if the result is not to be stored in one of them. Let's take an example instruction using relative addressing.

"Take the first operand from the location specified by the sum of the word after this instruction (immediate) and the contents of register R1; take the second operand from the location specified by the sum of the second word after this instruction and the contents of R2; and the two operands and place the result in the location specified by the sum of the third word after this instruction and the contents of register R3. Then execute the instruction located at the address, which is the sum of the fourth word after this instruction and the contents of register R4. If there is a carry resulting from the addition. Otherwise continus sequentially".

The steps required to execute this instruction are as follows:

- a). The PCU loads the address of the next instruction to the MAR, signalling to the memory that a Read is requested. The memory loads the MDR with the contents of the location addressed.
- b). The CPU decodes the instruction, i.e., initiates the following steps.
 c). The PCU is incremented and the next word is read from
- the memory.

 d). Register R1 and the MDR are selected as source regis-
- ters, MAR is the destination register.
 e). The ALU performs "ADD" and the result is placed in the
- MAR.

 f). The first operand is fetched from the memory and placed, for example, in RS.
- The PCU is incremented and the next word is read from the memory.
- h). Register R2 and the MDR are selected again as source registers and MAR as the destination.

- The ALU performs "ADD" and the result is placed in MAR.
- The second operand is fetched from the memory and is placed, for example, in R6.
- k). The PCU is incremented, the next word is read from the memory.
- Register R3 and the MDR are selected as source registers the MAR as destination.
- ters, the MAR as destination.

 m). The ALU performs "ADD" and the result is placed in the
- MAR, which now points to the location where the sum of the operands should be stored.
- n). Registers R5 and R6 are selected as sources (they contain the operands), MDR is now the destination.
- The ALU performs "ADD" and the result is placed in MDR.
- P). A memory write cycle takes place and the contents of the MDR is stored at the desired address.
- The carry is examined to determine the next step to be performed. Assume there is no carry.
- The PCU is incremented twice (in order to skip the fifth word of the present instruction). It now points to the address of the next instruction.

As can be seen, 18 steps were used to perform a single addition using this complex relative addressing scheme. Obviously, our CPU needs some kind of "coordinator" which can:

- 1). Decode an instruction fetched from the memory.
- 2). Initiate the proper cycle of steps to be performed.
- 3). Set up the various controls for each step.
- 4). Execute the steps in an orderly sequence.
- Make decisions according to the state of various signals (conditions).

We will call this coordinator the Computer Control Unit (CCU) and it is depicted in Fig. 6. Our CPU is now complete (more or less) and we will go into more detail later.

THE MEMORY

Let's now discuss the memory. The information stored in the memory is organized in words, where each word consists of N bits. N may be as small as 8 for very simple processors or as large as 64 in more powerful machines. The most common memory width for misicomputers is 16 bits. The number N is called the width of the memory and the number of bits in the MDR is obviously also N; equal to the width of the memory.

The depth of a memory is the number of words it contains. With a MAR having k bits, $2^{\rm K}$ consecutive memory locations can be addressed. The addresses start from zero and range through $2^{\rm K}$ -1.

The read access time of a memory directly accessible by the CPU is the time needed from stable address at the memory until the data is properly stored in the MDR. This access time depends on the type of memory used and can be as low as a few tens of nanoseconds and as large as several microseconds. Using high speed memory improves the performance of the computer as less time is wasted waiting for the memory to respond. In general, faster memories are costly, take more PC board area and use more power which results in more heat. A 32 bit wide, 2K (2048) word memory with 50 nanosecond access time may need 10 amps from the +5V power supply and may require a board area of 10" x 6". Yst this is a very small memory space.

It is usually not justified to have very large high-speed memories. Not all the programs and associated data need to reside in this memory at once. We may have the current proram (or only a part of it) in the memory while other programs or data files can reside elsewhere and be brought into memory during the appropriate part of the program when needed.




Figure 6. A Computer Control Unit (CCU) Included in a CPU.

This "elsewhere" may be a magnetic tape, cassette, disk, diskette, etc. and we will call it Bulk Memory. The distinctive characteristics of Bulk Memory are:

- 1). very large capacity
- 2). non-volatile (retains the information when not in use)
- not randomly accessible
 long access time
- inexpensive (per bit)

Usually, Bulk Memory devices are serially accessible, i.e., the access time for the first word is large, but then consecutive words can be accessed relatively fast.

In a later chapter the most efficient process of communication between the main and the bulk memory, called the Direct Memory Access (DMA), will be discussed in detail.

THE EXTERNAL WORLD

in any useful machine, some means of communicating with the axternal word is needed. It may be a keyboard, a CRT, a card reader, a paper tape punch or, in a process controller, it. "fing sensors or positioning actuators. The common denominator of almost all of the inputuoluput devices is that they are much slower than the CPU and therefore a timing problem anses; the CPU must know when the I/O device is ready for data transfer. Usually, a signal is sent by the device to the CPU in order to draw its attention. The CPU now can do one of two things:

 Test this signal periodically and when it is present, jump to a program which handles the data transfer. This type of operation is called "Polling", This technique has two major drawbacks: First, appreciable computer time is spent performing these periodic tests where most of them will fail (in "Ready" signal present). Second, the recognition by the computer CPU of the appearance of a signal is delayed until the CPU arrives at this device in its politing sequence.

Imagine what will happen if there are a large number of I/O devices. Long latency times (delays) will occur if many I/O devices are busy simultaneously.

2) Include some hardware in the CPU which can sonse the presence of a "Ready" signal and interrupt the normal flow of the instructions and force the computer to "Jump" to the I/O service program whenever there is a request. It can even send the CPU to different programs according to the I/O device whose "Ready" flag was detected and even establish priority among the different devices if more than one device would like to have the CPU's attention at the same time. Moreover, under program control, this circuity can ignore some or all of the signals if the computer CPU must not be interrupted at that time. Obviously by paying the price of very little hardware, we gain enomously in computer performance. We will call this hardware the "Interrupt Controller" and will discuss it thoroughly later.

Our computer is now depicted in Fig. 7. We have included the ALU, the internal register file and the shift circuit in one block, which we call the "Arithmetic Processor Unit."

In the following pages and in the subsequent chapters, we will deal in more detail with each area of the machine.




Figure 7. The Stored-Program-Computer with DMA and interrupt Control Added.

A WORD ABOUT THE INSTRUCTION SET

The internal architecture of the CPU depends to some extent on the instruction set the computer is to execute. If the instruction set is large, some of the instructions usually are more complicated and the computer is more powerful, laster and more efficient. On the pther hand, the internal circuitry is also more complicated. Some examples of these tradeofts are as follows.

ALU Processing Capability:

Although with three basic functions (add, complement, and OR/AND) all the arithmetic and logic operations can be performed, most processors are built to perform subtract, NAND, XOR, etc. This is perhaps the most outstanding example of how performance and speed can be gained with little penalty on the complexity of the machine. With the added features an XOR operation can be performed in one instruction instead of 5.

Data Movement:

Let us assume 4 different computers whose data movement capabilities are described below:

Machine A). A word can be read from the memory and loaded into Register A only. The contents of Register A new be written into the memory, or can be moved into any other register. The contents of any register can be copied into Recister A.

Machine B). The contents of any register can be copied into any other register or it can be written into the memory. A word read from the memory can be loaded into any register.

Machine C). As B above but with the added capability to read from one location in memory, to write that word into another location in memory.

Machine D). As C above and also the memory-to-memory operation can be performed on consecutive addresses repetitively. The number of word transfers (or upper and lower address limits) are specified by the instruction.

Machine A has very limited data movement capability. In order to perform an operation on two operands residing in the memory, we have to:

- 1). Bring the first operand from the memory into Register A.
- 2). Copy it into another register.
- 3). Bring the second operand into Register A.
- Perform the operation required (result in A).
 Store the contents of Register A into the memory.

If consecutive operations are required with several partial results, the drawbacks of machine A become more annoying, especially if the number of internal registers is small.

Moving a data block from one location in the memory to another location can be performed by one instruction in computer D, but requires the transfer of each word first to an internal register then to the new memory location in machines A, B (two instructions for each word transferred).

Obviously the decoding, multiplexing and sequencing of the computers grow in complexity as we proceed from machine A to machine D. We trade the complexity of hardware versus the software (programming), speed and performance.

Addressing:

The operands for an operation can be found in several ways:

- The operand is an explicit part of the instruction (Immediate)
- The address of the operand is an explicit part of the instruction. (Direct)
- The address of the operand is in an internal register; the register itself is specified by the instruction. (RR)
- The address of the operand is the sum of the contents of an internal register (specified by the instruction) and a number (called the displacement) which is an explicit part of the instruction. (RX)
- The contents of an internal register are added to a number found in an address specified by the instruction.
 The sum is the address of the operand. (Indirect)
- The contents of an internal register are added to a number which is an explicit part of the instruction. The sum points to the location where the address of the operand is written. (Indirect)
- The contents of an internal register are added to a number which can be found at the location explicitly specified by the instruction. The sum thus formed points to a location where the address of the operand is written.
 - Etc.

Many other schemes can be formed by combining the above operations or by chaining them. In every case an "Effective Address" must be found by calculations and/or memory references. Again, we can gain performance by using more sophisticated addressing schemes but we will pay for it by adding complexity to our machine, especially in its control portion.

TIMING, SEQUENCING, CONTROLLING

In the previous paragraphs we have shown that we can gain performance in our computer by having a more complicated instruction set but more complex hardware is required, usually in the CCU. We have also shown an example for an "Add" operation which required 18 precisely controlled steps. Even if we assume that some of them can be performed simultaneously, we will need a multiphase clock to control these steps - something like that shown in Fig. 8. We can now load an instruction register at the beginning of an instruction with the first word of the instruction (the OP CODE) as is shown in Fig. 9. Using the outputs of the Instruction Register (IRe to IRn-1), the different phases of the clock and the various condition inputs to the CCU, we can now try to write the logical equations which should satisfy all of the steps of all the instructions of our instruction set. Then use Karnough maps or other techniques to reduce these equations and finally realize them using AND, OR, INVERT gates and Flip Flops. Simple, isn't it? Imagine the complexity of a scphisticated computer and the debugging process it needs!

The question posed immediately is: Isn't there a more organized and more easily understandable way to do that? Or, perhaps, can we have some processor do the job for us? Can't we have some kind of 'micro-machine' which can take care of all the timing, sequencing and controlling jobs of our comouter - a computer inside the computer? With the advent of the Am2900 family - new Bipolar LSI devices - the answer is: Yes, we can!




Figure 8. An 8-Phase Clock




Figure 9. The Instruction Register Bits.




Figure 10. The Micromachine.

THE MICRO-MACHINE

What we need is essentially a machine which can execute a number of well defined sequences. But, remember that this is exactly the purpose of a stored program computer. The only difference between our micro-machine and a general purpose computer is that in the general purpose computer the program to be executed is changed from task to task, while in our micro-machine it is fixed. This allows the use of PROM for its memory instead of the RAM needed in the general purpose (GP) computer. Our Computer Control Unit (CCU) using this micro-machine may now look like Figure 10.

SLUTTED FOR NO N OF THE BOATS

wheel aren the na asphilacing


Basically, a microprogrammed machine is one in which a coherent sequence of microinstructions is used to execute various commands required by the machine. If the machine is a computer, each sequence of microinstructions can be made to execute a machine instruction. All of the title elemental tasks performed by the machine in executing the machine instruction are called microinstructions. The storage area for these microinstructions is usually called the microprogram memory.

A microinstruction usually has two primary parts. These are: (1) the definition and control of all elemental micro-operations to be carried out and (2) the definition and control of the address of the next microinstruction to be executed.

The definition of the various micro-operations to be carried out usually includes such things as ALU source operand selection, ALU function, ALU function, ALU function, ALU function, ALU function, Interrupt control, shift control, interrupt control, and so forth. The definition of the next microinstruction function usually includes identifying the source selection of the next micro-instruction address and, in some cases, supplying the actual value of that microinstruction address.

Microprogrammed machines are usually distinguished from non-microprogrammed machines in the following manner. Oider, non-microprogrammed machines implemented the control function by using combinations of gates and tilip-flops connected in a somewhat random fashion in order to generate the required timing and control signals for the machine. Microprogrammed machines, on the other hand, are normally considered highly ordered and more organized with regard to the control function field. In its simplest definition, a microprogram control unit consists of the microprogram memory and the structure required to determine the address of the next microinstruction.

The OP-CODE (type of instruction to be executed by the computer) is loaded into the instruction Register and the instruction Decoder decodes it. Actually, it generates the micro-address where the first stop of the execution sequence for that instruction resides in the microprogram memory. The Am2910 sequencer then generates the microaddress of the next microaddress of the next microinstruction. The microprogram data supplies the control all the parts of the com-




Floure 11. Computer Control Function Flow Diagram.

puter (and there are a lot of them), including the sequencer tisset. When all the staps of a machine instruction are serviced, the microprogram will cause the teading (fetch) of the next machine instruction from the computer main memory. Typically, the Computer Control Unit is used to fetch instructions and decode them using a PFIOM for mapping the opcode to the initial address of the sequence of microinstructions used to execute this particular instruction. It will also fetch all of the operands needed by the machine instruction and deliver them to the ALU for processing. An example of the flow of a hybical Computer Control Unit is shown in Figure 11.

Assume the OP-CODE of the machine instruction that we fetch is 8 bits wide. This allows us to execute a minimum of 256 different instructions. Assume also that an average of 8 steps are needed to execute these instructions. Even if separate microprogram memory is only 1-1/2K (K = 1024). But in that case, the sequencer can almost be replaced by a simple counter. Usually we would like to share some micro-routines among different instructions. With very little effort, we can shrink the depth of the microprogram memory of Figure 10 to less than 12K. Of course the sequencer will be a little more sophisticated; it will perform conditional Branch and micro-subroutine CALL's; but we still don't need the complicated addressing schemes for microprogram control as were described earlier as a part of the machine instruction set.

On the other hand, the width of our microprogram memory may be large — maybe 60 to 100 bits. This will depend on the number of control lines needed in our computer. This is of no great disadvantage since the price of PROM devices is dropping constantly. In a future chapter we will discuss techniques to reduce the depth and width of the microprogram memory to save cost.

It is important to understand the distinction between machine level instructions and microprogram instructions. Figure 1 shows a typical machine instruction for a 16 bit minicomputer that has an 8-bit opcode to identify one of 255 instructions; a 4-bit source register specification to identify one of 16 source registers and a 4-bit destination register specification to identify one of 16 fource flowers of the control of th



Flaure 12.

cycle control, etc. These fields are used to control the various devices within the machine so that its execution is as desired on each clock cycle. This is more straightforward than using combinatorial looic and yields a more organized design.

Let us now compare the depth-over-width (d/w) ratio of the computer's main memory to that of our microprogram memory.

In the Am9980A type microprocessor, the data field is 8 bits and the address field is 16 bits, allowing direct addressing of 64K locations. The ratio div is 8K. In some minicomputers, the data width is 16-32 bits and the addressing capability is 64-128K. The div ratio is about the same. In larger computers with 32-64 bit data width, we find 256-512K deep memories or even deceor ones. The div ratio salout is 8K at least.

On the other hand, the d/w ratio in microprogram memories is seldom greater than a few tens. Even if we assume that it is 2k deep and only 64 bits wide, we arrive at a dw ratio of only 32; usually it will be around 10. It is much easier to control a machine with a d/w ratio of 10 to 20 than to control one with d/w = 8K.

ONE MORE WORD

We have suggested a replacement of the "random logic" realization of the CCU by a micro-machine. We call this a "Microprogrammed Architecture". Perhaps the biggest advantage of this type of architecture is the ease of structuring the control sequence. We allocate a bit or a group of bits in the control sequence. We allocate a bit or a group of bits in the source register selection, Autorion, ALU destination selection, mount of the properties of the control of the con

As nobody is perfect, some "bugs" may inadvertently slip into the design, in a random logic architecture, we will have to redesign and usually rebuild the whole computer. On the other hand, in a microprogrammed machine it is usually stiffcient to change a couple of bits in the microprogram to rectify the problem. This is even easier if a RAM instead of a PROM is used during the development and debugging phases. Of course, we must be able to load this memory with the microprogram by some external means. Again, a powerful tool is available: AMDS Systen(298").

Finally, let's face the reality: The marketing guys usually change their requirements (i.e., the instruction set) when you are 80% through your logic design. Now you have to start over from scratch. Not sol Change some microcode, perhaps very little hardware too and here you are! It is even more convenient when only additions to the existing instruction set are considered, Just add a few lines to your microprogram to comply with toos new ideas! A mere few minutes using System 29 — That's flexibility! Incidentally, don't tell the marketing guys how easy it is or you will NEVER get the product out!!

SUMMARY

The block diagram of Figure 13 shows a typical 16-bit minicomputer architecture. Also identified on this block diagram are various Am2900 family elements that might be used in each of these blocks. Such a design might use either 4-Am2901As or 4-Am2903As for the data path ALU. An Am2910 could be used as the microprogram sequencer for control of up to 4K words of microprogram memory. Also shown on the block diagram are the Am9130 and Am9140 MOS Static RAM's which are potential candidates for use in the comouter's main memory.

The following chapters will discuss various blocks of Figure 13 in detail and give design examples for each section. Needess to say, the design engineer can appropriately tailor any design to meet his throughout requirements. Also, special algorithms can be executed by adding the appropriate hardware and microcode to the blocks described.





Figure 13. A Generalized Computer Architecture.



Chapter II Microprogrammed Design

No. of the second secon

CHAPTER II MICROPROGRAMMED DESIGN

INTRODUCTION

A microprogrammed machine is one in which a coherent sequence of microinstructions is used to except evidence commands required by the machine. If the machine is a concute a each sequence of microinstructions can be made to execute a machine instruction. All of the little elemental tasks per or mode by the machine in executing the machine instructions are called microinstructions. The storage area for these microinstructions is a usually called the microprogram memory. This tochnique to identified by Wilkes in the 1950's as a structured upproach to the random control folice in a computer.

A microinstruction usually has two primary parts. These are: (1) the definition and control of all elemental micro-operations to be carried out and (2) the definition and control of the address of the next microinstruction to be executed.

The definition of the various micro-operations to be carried out usually includes such himsels as ALU source operand selection, usually includes, as ALU source operand selection, ALU function, and so front. The function function of the next microinstruction function function function function function function function of the next microinstruction didensitying the actual value of that microinstruction address.

Microprogrammed machines are usually distinguished from non-microprogrammed machines in the following manner. Older, non-microprogrammed machines implemented the control function by using combinations of gates and flip-flops connected in a somewhat random fashion in order to generate the required timing and control signals for the machine. Microprogrammed machines, on the other hand, are normally considered highly ordered and more, organized with regard to the control function field. In its simplest definition, a microprogram control unit consists of the microprogram memory and the structure required to determine the address of the next microinstruction.

Microprogramming is normally selected by the design engineer as a control technique for finite state machines because it improves flexibility, performence, and LSI utilization. Several additional key features of microprogrammed designs are listed below.

- · More structured organization
- · Diagnostics can be implemented easily
- Design changes are simple
 Field updates are easy
- Adaptations are straightforward
- System definition can be expanded to include new features
- · Documentation and Service are easier
- Design aids are available
 Cost and design time are reduced

THE MICROPROGRAM MEMORY

The microprogram memory is simply an N word by M bit memory used to hold the various microinstructions. For an N word memory, the address locations are usually defined as location 0 through N=1. For example, a 255-word microprogram memory will have address locations 0 through 255. Each word of the microprogram memory consists of M bits. These M bits are usually broken into various field definitions and the fields can consist of various numbers of bits. It is the definition of the various fields of a microprogram word that is usually referred to as FORMATTING.

An example of how microinstruction fields are defined in a typical machine microprogram memory word is as follows:

- Field 1 General purpose
- Field 2 Branch address
 Field 3 Next microinstruction address control
- Field 3 Next microinstruction address control

 Field 4 Condition code multiplexer control
- Field 5 Interrupt control
- Field 6 Fast clock/slow clock select Field 7 - Carry control
- Field 8 ALLI source operand control
- Field 9 ALU function control
- Field 10 ALU destination control
- Field 11 Shift multiplexer control
- Field 12 etc.

EXECUTING MICROINSTRUCTORS

Once the microprogram format has been defined, it is necessary to execute sequences of these microinstructions if the machine is to perform any real function. In its simplest form, all that is required to sequence through a series of microinstructions is a microprogram address counter. The microprogram address counter or near close to each close counter simply increments by one on each close counter contains address 20, the next close to select the address 20 the next microinstructions address 20, the next close counter contains address 20, the next close counter will continue to increment on each clock cycle will innorment the counter and it will select address 24. The counter will continue to increment on each clock cycle thereby selecting address 25, address 26, address 27, and so lorth. If this were the only control variety selecting address 26 address 27 and so lorth. If this were the only control variety selection and so lorth. If this were the only control variety selection at five data the only of the variety of the counter will control as a fived batter on the counter of the counter will counter only on the variety selection and so lorth of this were the only control variety.

The technique of continuing from one micronistruction to the network sequential micronistruction is usually referred to as CON-TINUE. Thus, in microprogram control definition, we will use the CONTINUE (CONT) statement to mean simply incrementing to the next micronistruction.

MICROPROGRAM JUMPING

If the microprogram control unit is to have the ability to select other than the next microinstruction, the control unit must be able to load a JUMP address. The load control of a counter can be a single bit field within the microprogram word format. Let us call this one-bit field the microprogram address counter load enable bit. When this bit is at logic 0, a load will be inhibited and when this bit is a logic 1, a load will be enabled. If the load is enabled, the JUMP address contained within the microprogram momory will be partiallel loaded into the microprogram address countor. This results in the ability to perform an N-way branch. For example, if the branch address field is eight bits wide, a JUMP to any address in the memory space from word 0 through word 255 can be performed.

This simple branching control feature allows a microprogram memory controller to execute sequential microinstructions or perform a JUMP (JMP) to any address either before or after the address currently contained in the microprogram address counter.

CONDITIONAL JUMPING

While the JUMP instruction has added some flexibility to the sequencing of microprogram instructions, the controller still lacks any decision-making capability. This decision-making capability is provided by the CONDITIONAL JUMP (COND JMP) instruction. Figure 1 shows a functional block diagram of a microprogram memory/address controller providing the capability to jump on either of two different coordinors. In this example, the load select control is a two-bit field used to control a




Figure 1. A Two-Bit Control Field Can be Used to Select CONTINUE, BRANCH, or CONDITIONAL BRANCH.

four-input multiplexer. When the two-bit field is equivalent to binary zero, the multiplexer selects the zero input which forces the load control inactive. Thus, the CONTINUE microprogram control instruction is executed. When the two-bit load select field contains binary one, the D1 input of the multiplexer is selected. Now, the load control is a function of the Condition 1 input. If Condition 1 is logic 0, the microprogram address counter increments and If Condition 1 is logic 1, the jump address will be parallel toaded in the next clock cycle. This operation is defined as a CONDITIONAL JUMP. If the load select input contains binary 2, the D2 input is selected and the same conditional function is performed with respect to the Condition 2 input. If the load select field contains binary 3, the D3 input of the multiplexer is selected. Since the D₃ input is tied to logic HIGH, this forces the microprogram address counter to the load mode independent of anything else. Thus, the jump address is loaded into the microprogram address counter on the next clock cycle and an UNCONDITIONAL JUMP is executed. This load select control function definition is shown in Table 1.

TABLE 1. LOAD SELECT CONTROL FUNCTION.

S ₁ E ₀	Function
0 0	Continue
0 1	Jump Condition 1 Tru
1.0	Jump Condition 2 Tru
1 1	June Unconditional

OVERLAPPING THE MICROPROGRAM INSTRUCTION FETCH

Now that a few basic microprogram address control instructions have been defined, let us examine the control instructions used in a microprogram control unit featuring the overlap fetching of the next microinstruction. This technique is also known as "pipelining". The block diagram for such a microprogram control unit is shown in Figure 2. The key difference when compared with previous microprogrammed architectures is the existence of the "pipeline register" at the output of the microprogram memory. By definition, the pipeline register (or microword register) contains the microinstruction currently being executed by the machine. Simultaneously, while this microinstruction is being executed, the address of the next microinstruction is applied to the microprogram memory and the contents of that memory word are being fetched and set-up at the inputs to the pipeline register. This technique of pipelining can be used to improve the performance of the microprogram control unit. This results because the contents of the microprogram memory word required for the next cycle are being fetched on an overlapping basis with the actual execution of the current microprogram word. It should be realized that when the pipeline approach is used, the design engineer must be aware of the fact that some registers contain the results of the previous microinstruction executed, some registers contain the current microinstruction being executed, and some registers contain data for the next microinstruction to be executed.




Figure 2. Overlapping (or Pipelining) the Fetch of the Next Microinstruction.

Let us now compare the block diagram of Figure 2 with that shown in Figure 1. The major difference, of course, is the addition of the pipeline register at the output of the microprogram control memory. Also, notice the addition of the address multiplexer at the source of the microprogram memory address. This address multiplexer is used to select the microprogram counter register or the pipeline register as the source of the next address for the microprogram memory. The condition code multiplexer is used to control the address multiplexer in this address selection. By placing an incrementer at the output of the address multiplexer, is is possible to always generate the current microprogram address. "plus one" at the input of the microprogram candress."

In Figure 1, the microprogram address counter was described as a counter and could be a device such as the Am25LS161 counter. In the implementation as shown in Figure 2, the Am25LS161 counter is not appropriate. Instead, an incrementer and register are userful to give the equivalent effect of a counter.

The key difference between using a true binary counter and the incrementer register described here is as follows. When the jump address from the pipeline register is selected by the multiplexer, the incrementer will combinatorially prepare that address plus one for entry into the microprogram counter register. This entry will occur on the LOW-to-HIGH transition of the clock. Thus, the microprogram counter register can always be made to contain address plus one, independent of the selection of the next microinstruction address. When the address multiplexer is switched so that the microprogram counter register is selected as the source of the microprogram memory address. the incrementer will again set-up address plus one for entry into the microprogram counter register. Thus, when the address multiplexer selects the microprogram counter register, the address multiplexer, incrementer and microprogram counter register appear to operate as a normal binary counter.

The condition code multiplexor S₀S₁ operates in exactly the same fashion as described for the condition code multiplexor of Figure 1. That is, binary zero in the pipeline register (the current microinstruction being executed) thores an unconditional selection of the microprogram register via D₀. Binary one or binary two in the next address select control bits of the pipeline register cause a conditional selection at the address multiplexer via D₁ or D₂. Thus, a CONDITIONAL JUMP can be executed. Binary three in the next address select portion of the pipeline register causes an UNCONDITIONAL JUMP instruction to be executed via D₁.

When the overall machine timing is studied, it will be observed that the key difference between overlap fetching and non-overlap fatching involves the propagation delay of the micro-program memory, in the non-pipelined architecture, the micro-program memory propagation delay must be added to the propagation delay of all the other elements of the machine. In the overlap fetch architecture, the propagation delay associated with the next microprogram memory address fetch is a separate loop independent of the other portion of the machine.

SUBROUTINING IN MICROPROGRAMMING CONTROL

Thus far, we have examined the CONTINUE instruction as well as the CONDITIONAL and UNCONDITIONAL JUMP instructions for overlap fetch, Just as in the programming of minkomputers and microcomputers, the advantages of SUBROUTIN-ING can be realized in microprogramming. The idea here, of ourse, is that the same block of microcode for even a single microinstruction) can be shared by several microinstruction sequences. This results in an overall reduction in the total

number of microprogram memory words required by the design. If we are to jump to a subcrotine, what is required is the ability to store an address to which the subcrotine should return when it has completed its execution. Examining the block diagram of Figure 3, we see the addition of a subcrotine and loop (push/pop) stack (also called the fle) and its associated stack pointer. The control signals required by the stack are an enable stack signal (FILE ENABLE = FE) which will be used to tell the file whenever we wish to perform a push or a pop, and a push/pop control (PUP) used to control the direction of the stack pointer (push or pop).

In this architecture, the stack pointer always points to the address of the last microinstruction written on the stack. This allows the "next address multiplexer" to read the stack at any time via port F. When this selection is performed, the last word written on the stack will be the word applied to the T croprogram memory. The condition code multiplexer of the previous example has also been replaced by a next address or 'rol unit. This next address control unit (Am29811A) can execute 16 different next address control functions where most of these functions are conditional. Thus, the device has four instruction inputs as well as one condition code test input which is connected to the condition code multiplexer. Note also that the next address control field of the microprogram word has been expanded to a four-bit field. Outputs from the Am29811A next address control block are used to control the stack pointer and the next address multiplexer of the Am2911. In addition, the device has outputs to control the three-state enable of the pipeline register and the three-state enable of the starting address decode PROM. Also, the architecture has a counter that can be used as a loop-counter or event counter.

The 16 instructions associated with the Am28811A are listed in Table 2. As easily seen by referring to Table 2, three of the instructions in this set are associated with subroulining in microprogram memory. The first instruction of this set, is a simple conditional JUMP-TO-SUBROUTINE where the source of the subrouline address is in the pipeline register. The RETURN-FIOM-SUBROUTINE instruction is also conditional and is usual to return to the next microinstruction following the JUMP-TO-SUBROUTINE instruction. There is also a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES, where the subroutine address is either in the PIPELINE register or in the internal REGISTER in the Am2911. This instruction will be explained in more detail later.


"YPICAL COMPUTER CONTROL UNIT "CHITECTURE USING THE Am2911 AND Am29811A

The microprogram memory control unit block diagram of Figure 3 is easily implemented using the Am2911 and Am29811A. This architecture provides a structured state machine design capable of executing many highly sophisticated next address control instructions. The Am2911 contains a next address mitigleser that provides four different inputs from which the address of the next microinstruction can be selected. These are the direct input (D), the register input (R), the program counter (PC), and the file (F). The stating address decoder (mapping PROM) output and the pipeline register output are connected together at the D input to the Am2911 and are operated in the three-state mode.

The architecture of Figure 3 shows an instruction register capable of being loaded with a machine instruction word from the data bus. The op code portion of the instruction is decoded using a mapping PROM to arrive at a starting address for the

TABLE 2. FUNCTIONAL DESCRIPTION OF Am29811A INSTRUCTION SET.

			INPUTS					OUTPUTS					
	NEWONIC	INSTP			FUNCTION	TEST	NEXT ADDR SOURCE	FILE	COUNTER	MAPE	P		
-	IZ				ORIS SMA	×	0	HOLD	LL	н			
_	CIS		_	H	COND SEPL	1.	PC.	HOLD	HOLD	н			
1		1				н	D	PUSH	HOLD	Н			
г	MAP	-			AM7 MAP	×	D	HOLD	HOLD	l.			
r	CF	L	. ,	(H	CCND AMP PL		PC	HOLD	HOLD	H .	1		
L					1	н	0	HOLD	HOLD	н	1		
Г	PUSH	1	H 1		PUSHCONG LD CHTR		PC PC	PUSH	HOLD	н	1		
- 1							PC_	PUSH	LOAD	н	_		
- 1	700	TT	H	. н	COND JES RUFL		^	PUSH	HOLD	н	١.		
15.						н	D	PUSH	HOLD	н	\perp		
- 1	CN	1	н	7	DOND JUMP VECTOR		PC	HOLD	HOLD	н	Г		
ı,			_			н.		HOLD	HOLD	н	\perp		
- [307	1	H	H H -	COND JUMP RIPL	L	- R	HOLD	HOLD	н	1		
١		-	_		<u> </u>	н	0	HOLD	HOLD	н	-		
- 1	RFCT	*	L	··	REPEAT LOOP, CHTR +			HOLD	DEC	н			
. 1		_	_		<u> </u>	. н	PC	POF	HOLD	н	+-		
	RPCT	۱ "	L	r ×	REPEAT PL CHTR + 0	1 -		HOLD	D€C	н.	1		
1.		+	_	-		н	PC_	HOLD	HOLD	н	⊢		
	CATH	۱ "	L	H F	COND RTN	١.	PC	HOLD	HOLD	н	1		
		٠.	_		+	н	-	POP	HOLD	н	╌		
	CPF	١.		H H	COND JUMP PL & POP		1	HOLD	HOLD	н	1		
	LDCT	+		11		H		POP	HOLD	H H	+		
4	LDCT				LOAD CHTR & CONTINU		PC .	HOLD			+		
	LL.	١ "	*	LH	TEST END LOOP			HOLD	HOLD	, H	ĺ		
	CONT	+		H L	CONTINUE	H	PC PC	HOLD		H H	+-		
	CONT			HH		- ×	1 0	HOLD		+ #	+		



to the protection recognization on 1 to 1 to 2 to 3 for

Figure 3. A Typical Computer Control Unit Using the Am2911 and Am29811A.

TABLE 3. PIN FUNCTIONS.

bbreviation	Name	Function
Di	Direct Input Bit I	Direct input to register/counter and multiplexer, Do is LSB
li .	Instruction Bit I	Selects one-of-sixteen instructions for the Am2910
CC	Condition Code	Used as test criterion, Pass test is a LOW on CC.
CCEN	Condition Code Enable	Whenever the signal is HIGH, CC is ignored and the part operates , as though CC were true (LOW).
CI	Carry-In	Low order carry input to incrementer for microprogram counter
RLD	Register Load	When LOW forces loading of register/counter regardless of instruction or condition
OE .	Output Enable	Three-state control of Y; outputs
CP	Clock Pulse	Triggers all internal state changes at LOW-to-HIGH edge
Уcc	+5 Valts	
GND	Ground	
Y,	Microprogram Address Bit I	Address to microprogram memory, Yo is LSB, Y11 is MSL
FULL	Full	Indicates that five items are on the stack
PL	Pipeline Address Enable	Can select #1 source (usually Pipeline Register) as direct input source
MAP	Map Address Enable	Can select #2 source (usually Mapping PROM or PLA) as direct input source
VECT	Vector Address Enable	Can select #3 source (for example, interrupt Starting Address) as direct input source

microinstruction sequence required to execute the machine instruction. When the microprogram memory address is to be the first microinstruction of the machine instruction sequence, the Am29811A next address control unit selects the multiplexer D input and enables the three-state output from the mapping PROM. When the current microinstruction being executed is selecting the next microinstruction address as a JUMP function, the JUMP address will be available at the multiplexer D input. This is accomplished by having the Am29811A select the next address multiplexer D input and also enabling the three-state output of the pipeline register branch address field. The register enable input to the Am2911 is connected to ground so that this register will always load the value at the Am2911 D input. The value at D is clocked into the Am2911's register (R) at the end of the current microcycle, which makes the D value of this microcycle available as the R value of the next microcycle. Thus, by using the branch address field of two sequential microinstructions, a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES or a conditional JUMP-TO-ONE-OF-TWO-BRANCH-ADDRESSES can be executed by either selecting the D input or the R input of the next address multiplexer.

When sequencing through continuous microinstructions in microprogram memory, the program counter in the Am2911 is used. Here, the Am29811A simply selects the PC input of the next address multiplexer, in addition, most of these instructions enable the three-state outputs of the pipeline register associated with the branch address field, which allows the register within the Am2911 to be loaded.

The 4 x 4 stack in the Am2911 is used for looping and subrouthing in microprogram operations. Up to four levels of subroutines or loops can be nested. Also, loops and subroutines can be intermixed as long as the four-word depth of the stack is not exceeded.

ARCHITECTURE OF THE Am2910

The Am2910 is a bipolar microprogram controller intended for use in high-speed microprocessor applications. It allows addressing of up to 4K words of microprogram. A block diagram is shown in Figure 4.

The controller contains a four-input multiplexer that is used to select either the register/counter, direct input, microprogram counter, or stack as the source of the next microinstruction address.

The register/counter consists of 12 D-type, edge-triggered flipflops, with a common clock enable. When its load control RLD, is LOW, new data is loaded on a positive clock transition. A few instructions include load, in most systems, these instructions will be sufficient, simplifying the microcode. The output of the register/counter is available to the multiplexer as a source for the next microinstruction address. The direct input furnishes a source of data for loading the register/counter.




Figure 4. Am2910 Block Diagram.

The Am2910 contains a microprogram counter (μ PC) that is composed of a 12-bit incrementer lotiwed by a 12-bit register. The μ PC can be used in either of the ways. When the carryin to the incrementer is HIGH, the microprogram register is loaded on the next clock cycle with the current Y output word plus one (Y+1+ μ PC). Sequential microinstructions are thus executed. When the carryin is LOW, the incrementer passes the Y output word unmodified so that μ PC). This same microinstruction is thus executed any number of times.

The third source for the multiplexer is the direct (D) inputs. This source is used for branching.

The fourth source available at the multiplearer input is a S-word by 12-bit stack (ligh). The stack is used to provide return address linkage when executing microsubroutness or loops. The stack contains a build-in stack pontier (SP) which always points to the last file word written. The allows stack reference operators (looping) to be performed without a pop. The stack pointer operates as an up/down counter. During microsinstuctions 2, 4 and 5, the PUSH operation is performed. This causes the stack pointer to increment-nard the file to be written with the required return inhage. On the cycle following the PUSH, the return data is at the new location pointed to by the stack pointer.

Duning six other microinstructions, a POP operation occurs. This places the information at the top of the stack onto the Y autputs. The stack pointer decrements at the next rising dock edge following a POP, effectively removing old information from the too of the stack.

The stack pointer finkage is such that any sequence of pushes, popos or stack references can be achieved. At RESET (Instruction I), the depth of nesting becomes zero. For each PUSH, the nesting depth increases by one; for each POP, the depth decreases by one. The depth care gove to five. Alter a depth of five is reached, FULL goes LOW. Any further PUSHes onto a full stack overwrites information at the top of the stack, but leaves the stack pointer unchanged. This operation will usually destroy useful information and is normally avoided. A POP from an empty stack places non-meaningful data on the Y outputs but is otherwise safe. The stack pointer remains at zero whenever a POP is attempted from a stack aready empty.

The register/counter is operated during three microinstructions (8, 9, 15) as a 12-bit down counter, with result = zero evallable as a microinstruction branch test criterion. This provides efficient iteration of microinstructions. The 'fegister/counter is arranged such that if it is preloaded with a number N and then used as a loop termination counter, the sequence will be executed exactly N+1 times. During instruction 15, a three-way branch under combined control of the loop counter and the condition code is available.

The device provides three-state Y outputs. These can be particularly useful in designs requiring automatic checkout of the processor. The microprogram controller cutputs can be forced into the high-impedance state, and pre-programmed sequences of microinstructions can be executed via external access to the address lines.

OPERATION

Table 4 shows the result of each instruction in controlling the muttiplexer which determines the Youiputs, and in controlling the three enable signals PL_MAP and VECT. The effect on the μPC, the register/counter, and the stack after the next positive-going dock edge is also shown. The multiplexer determines which internal source drives the Youtputs. The value loaded into μPCs sither identical to the Youtput, or else one greater, as determined by Cl. For each instruction, one and only one of the three outputs PL_MAP and VECT is LOW. If these outputs control three-state enables for the primary source of microprogram jumps (usually part of a pipeline register), a PROM which maps the instruction on amicroinstruction starting location, and an optional third source, (often a vector from a DMA or interrupt source), respectively, the three-state sources can drive the Di piputs without turther logic.

Several inputs, as shown in Table 4 can modify instruction execution. The combination CC High and CCEN LOW is used as a lest in 10 of the 16 instructions. RLD, when LOW, causes the D input to be loaded into the register/counter, overriding any HOLD or DEC operation specified in the instruction. OE, normally LOW, may be forced HIGH to remove the Am2910 Y outputs from a three-state bus.

TABLE 4. Am2910 MICROINSTRUCTION SET.

HEX MREMONIC			REG/ CNTR CON-	CCEN - LC	FAIL W and CC - HIGH	CCEN - HI	PASS OH or CC - LOW	REG/ CNTR	ENABLE
	MHEMONIC	NAME	TENTS	Y	STACK	Y	STACK		
0	JZ	JUMP ZERO	×	0	CLEAR		CLEAR	HOLD	PL
1	C.IS	COND JSB PL	×	PC	· HOLD	В	PUSH	HOLD	PL
2	JMAP	JUWP MAP	×	D	HOLD	D	HOLD	HOLO	MAP
3	C19	COND JUMP PL	×	PC	HOLO	0	. HOLO	HOLD	PL
4	PUSH	PUSHICOND LD CNTR	×	· PC	PUSH :	PC	PUSH	Note 1	PL.
5	JSRP	COND JSB R/PL	×	R	PUSH	D	PUSH	HOLD	PL
6	CJV	COND JUMP VECTOR	×	PC	HOLD	٥	HOLD	HOLD	VECT
7	JAP,	COND JUMP RIPL	×	R	HOLD	0	HOLD	HOLD	PL
	RFCT	REPEAT LOOP, CHTR # 0	•0	F	HOLD	F	HOLD	DEC	PL
			-0	PC	POP	PC	POP	HOLD	PL
•	RPCT	REPEAT PL, CHTR + 0	*0	D	HOLO	0	HOLD	DEC	PL
			-0	PC	HOLD	PC	HOLD	HOLO	PL
•	CRTN	COND RTN	×	PC	HOLD	F	POP	HOLD	PL
8	CJPP	COND JUMP PL & POP	×	PC	HOLD	D	POP	HOLD	PL
c	LDCT	LD CNTR & CONTINUE .	×	PC	HOLD	PC	HOLD	LOAD	PL
D	LOOP	TEST END LOOP	X	F	HOLD	PC	POP	HOLO	PL
, E	CONT	CONTINUE	×	PC	HOLD	PC	HDLD	HOLD	PL
ŗ.	TWB	THREE-WAY BRANCH	+0	F	HOLD	PC	POP	DEC	PL
			-0	D	POP	PC	POP	HOLO	PL

Note: If CCEN = LOW and CC = HIGH, hold; else load, X = Don't Care,

The stack, a five-word last-in, first-oud 12-bit memory, has a pointer which addresses the value presently on the top of the stack. Explicit control of the stack pointer occurs during instruction 0 (RESET), which makes the stack empty by resetting the SP tozero. After a RESET, and whenever else the stack is empty, the content of the top of stack is undefined until a PUSH occurs. Any POPS performed while the stack is empty but undefined data on the F outputs and leave the stack is only undefined data on the F outputs and leave the stack year. Any time the stack is It ill (five more PUSHes than POPs have occurred since the stack was last empty), the FULL warning output occurs. No additional PUSH should be attempted onto a full stack; if fired, information at the top of the stack will be overwritten and lost.

THE Am2910 INSTRUCTION SET

The Am2910 provides 16 instructions which select the address of the next microinstruction to be executed. Four of the instructions are unconditional — their effect depends only on the instruction. Ten of the instructions have an effect which is partially controlled by an external, data-dependent condition. Three of the instructions have an effect which is partially controlled by the contents of the internal register/counter. The instruction set is shown in Table 4. In this discussion it is assumed that C1 is tied HIGH.

In the ten conditional instructions, the result of the data-dependent test is applied to \overline{CC} . If the \overline{CC} input is LOW, the test is considered to have been passed, and the action specified in the name occurs; otherwise, the test has failed and an alternate (often simply the execution of the next sequential microinstruction) occurs. Testing of \overline{CC} may be disabled for a specific microinstruction by setting \overline{CCEN} INIGH, which unconditionally forest the action specified in the name; that is, it forces a pass. Other ways of using \overline{CCEN} iniciads (11) tight INIGH, which is usefulf in microinstruction is data-dependent; (2) tight it LOW if data-dependent instructions are never forced unconditionally; or (3) tying it to the source of Amopton instructions to the which is useful fine of the control of the contro

The effect of three instructions depends on the contents of the register/counter. Unless the counter holds a value of zero, it is decremented; if it does hold zero, it is held and a different micro-program next address is selected. These instructions are useful for executing a microinstruction loop a known number of times. Instruction 15 is affected both by the external condition code and the internal register/counter.

Perhaps the best technique for understanding the Am2910 is to simply take each instruction and review its operation. In order to provide some feel for the actual execution of these instructions, Figure 5 is included and depicts examples of all 16 instructions.

The examples given in Figure 5 should be interpreted in the following manner: The intent is to show microprogram flow as various microprogram memory words are executed. For example, the CONTINUE instruction, instruction number 14, as shown in Figure 5, simply means that the contents of microprogram memory word 50 is executed, then the contents of word 51 is executed. This is followed by the contents of microprogram memory word 52 and the contents of microprogram memory word 53. The microprogram addresses used in the examples were arbitrarily chosen and have no meaning other than to show instruction flow. The exception to this is the first example, JUMP ZERO, which forces the microprogram location counter to address ZERO. Each dot refers to the time that the contents of the microprogram memory word is in the pipeline register. While no special symbology is used for the conditional instructions, the text to follow will explain what the conditional choices are in each It might be appropriate at this time to mention that AMD has a microprogram assembler called AMDASM, which has the capability of using the Am2910 instructions in symbolic representation. AMDASM's Am2910 instruction symbolics (or mnemonics) are given in Figure 5 for each instruction and are also shown in Table 4.

Instruction 0, JZ (JUMP and ZERO, or RESET) unconditionally specifies that the address of the next microinstruction is zero. Many designs use this feature for power-up sequences and provide the power-up firmware beginning at microprogram memory word location to

Instruction 1 is a CONDITIONAL JUMP-TO-SUBROUTINE via the address provided in the pipeline register. As shown in Figure 5 the machine might have executed words at address 50, 51 and 52. When the contents of address 52 is in the pipeline register, the next address control function is the CONDITIONAL JUMP-TO-SUBROUTINE. Here, if the test is passed, the next instruction executed will be the contents of microprogram memory location 90. If the test failed, the JUMP-TO-SUBBOUTINE will not be executed; the contents of microprogram memory location 53 will be executed instead. Thus, the CONDITIONAL JUMP-TO-SUBBOUTINE instruction at location 52 will cause the instruction either in location 90 or in location 53 to be executed next. If the TEST input is such that location 90 is selected, value 53 will be pushed onto the internal stack. This provides the return linkage for the machine when the subroutine beginning at location 90 is completed. In this example, the subroutine was completed at location 93 and a RETURN-FROM-SUBROUTINE would be found at location 93.

Instruction 2 is the JUMP MAP instruction. This is an unconditional instruction which causes the MAP output to be enabled so that the next microinstruction iccretion is determined by the address supplied via the mapping PROMs. Normally the JUMP MAP instruction is used at the end of the instruction fetch sequence for the machine. In the example of Figure 5, microinstructions at locations 50, 51, 52 and 53 might have been the fetch sequence and at its completion at location 53, the jump map function would be contained in the pipeline register. This example shows the mapping PROM outputs to be 90; therefore, an unconditional jump to microprogram memory address 90 is performed. Instruction 3. CONDITIONAL JUMP PIPELINE, derives its branch address from the pipeline register branch address value (BR₄-BR₄₄ in Figure 6). This instruction provides a technique for branching to various microprogram sequences depending upon the test condition inputs. Quite often, state machines are designed which simply execute tests on various inputs waiting for the condition to come true. When the true condition is reached. the machine then branches and executes a set of microinstructions to perform some function. This usually has the effect of resetting the input being tested until some point in the future. Figure 5 shows the conditional jump via the pipeline register address at location 52. When the contents of microprogram memory word 52 are in the pipeline register, the next address will be either location 53 or location 30 in this example. If the test is passed, the value currently in the pipeline register (3) will be selected. If the test fails, the next address selected will be contained in the microprogram counter which, in this example, is 53.

Instruction 4 is the PUSH/CONDITIONAL LOAD COUNTER instruction and 16 used primarily for setting up loops in microprogram firmware. In Figure 5, when instruction 52 is in the pipeline register, a PUSH will be made onto the stack and the counter will be loaded based on the condition. When a PUSH occurs, the value pushed is always the next sequential instruction address. In this case, the address is 53.1 the test fails, the counter is not




Figure 5. Am2910 Execution Examples.

loaded; If it is passed, the counter is loaded with the value contained in the pipeline register branch address field. Thus, a single microinstruction can be used to set up a loop to be executed a specific number of times. Instruction 8 will describe how to use the pushed value and the register/counter for looping.

Instruction 5 is a CONDITIONAL JUMP-TO-SUBROUTINE via the register/counter or the contents of the PIPELINE register. As shown in Figure 5, a PUSH is always performed and one of two subroutines executed. In this example, either the subroutine beginning at address 80 or the subroutine beginning at address 90 will be performed. A return-from-subroutine (instruction number 10) returns the microprogram flow to address 55. In order for this microinstruction control sequence to operate correctly, both the next address fields of instruction 53 and the next address fields of instruction 54 would have to contain the proper value. Let's assume that the branch address fields of instruction 53 contain the value 90 so that it will be in the Am2910 register/counter wher. the contents of address 54 are in the pipeline register. This requires that instruction at address 53 load the register/counter. Now, during the execution of instruction 5 (at address 54), if the test failed, the contents of the register (value = 90) will select the address of the next microinstruction. If the test input passes, the pipeline register contents (value = 80) will determine the address of the next microinstruction. Therefore, this instruction provides the ability to select one of two subroutines to be executed based on a test condition.

Instruction 6 is a CONDITIONAL JUMP VECTOR instruction which provides the capability to take the branch address from a bird source heretolore not discussed. In order for this instruction to be useful, the Am2910 output, VECT, is used to control a three-state control input of a register, buffer, or PROM containing the next microprogram address. This instruction provides one technique for performing interrupt type branching at the microprogram level. Since this instruction is conditional, a pass causes the next address to be taken from the vector source, while failure causes the next address to be taken from the microprogram counter. In the example of Figure 5, if the CONDITIONAL JUMP VECTOR instruction is contained at location 52, execution will continue at vector address 20 if the TEST input is HIGH and the microinstruction at address 53 will be executed if the TEST input is LOW.

Instruction 7 is a CONDTIONAL JUMP via the contents of the Am2910 REGISTER/COUNTER or the contents of the PIPELINE register. This instruction is very similar to instruction 5; the conditional jump-to-subroutine via R or PL. The major difference between instruction 5 and instruction 7 is that no push onto the stack is performed with 7. Figure 5 depicts this instruction as a branch to one of two locations depending on the test condition. The example assumes the pipeline register contains the value 70 when the contents of address 52 is being executed. As the value 70 is loaded into the register/counter in the Am2910. The value 80 is available when the contents of address 53 is in the pipeline register. Thus, control is transferred to either address 70 or address 80 depending on the test condition.

Instruction 8 is the REPEAT LOOP, COUNTER # ZERO Instruction 8 is the REPEAT LOOP, COUNTER # ZERO Instruction. This microinstruction makes use of the decrementing capability of the register/counter. To be useful, some previous instruction, such as 4, must have loaded a count value into the register/counter. This instruction checks to see whether the register/counter counter, or instruction checks to see whether the register/counter is decremented, and the address of the next microinstruction is taken from the top of the stack. If the register counter contains 2ero, the loop exit condition is occurring; control falls through to

the next sequential microinstruction by selecting μ PC; the stack is POP'd by decrementing the stack pointer, but the contents of the top of the stack are thrown away.

An example of the REPEAT LOOP, COUNTER ≠ ZERO instruction is shown in Figure 5. In this example, location 50 most likely would contain a PUSH/CONDITIONAL LOAD COUNTER*instruction which would have caused address 51 to be PUSHed on the stack and the counter to be loaded with the proper value for looping the desired number of times.

In this example, since the loop test is made at the end of the instructions to be repeated (microaddress 54), the proper value to be loaded by the instruction at address 50 is one less than the desired number of passes through the loop. This method allows a loop to be executed from 0 to 4095 times.

Single-microinstruction loops provide a highly efficient capability for executing a specific microinstruction a fixed number of times. Examples include fixed rotates, byte swap, fixed point multiply, and fixed point divide.

Instruction 9 is the REPEAT PIPELINE REGISTER, COUNTER # ZEPO instruction 18 instruction 18 instruction 18 instruction 8 except that the branch address now comes from the pipeline register rather than the file. In some cases, this instruction may be thought of as a one-word file extension; that is, by using this instruction may be thought of as a one-word file extension; that is, by using this instruction also powith the counter can still by some of the subroughtes are nested five deep. This instructions operation is very similar to that of instruction 8. The differences are that only instruction, a failed test condition causes the source of the next microinstruction address to be the D inputs; and, when the test condition is passed, this instruction does not perform a POP because the stack is not beliefun used.

In the example of Figure 5, the REPEAT PIPELINE, COUNTER

ZERO instruction is instruction 52 and is shown as a single
microinstruction loop. The address in the pipeline register would
be 52. Instruction 5 in this example could be the LOAD
COUNTER AND CONTINUE instruction (number 12). While the
example shows a single microinstruction loop, by simply changing the address in a pipeline register, multi-instruction loops can
be performed in this manner for a fixed number of times as
determined by the counter.

Instruction 10 is the conditional RETURN-FROM-SUBROUTINE instruction. As the name implies, this instruction is used to branch from the subroutine back to the next microinstruction address following the subroutine call. Since this instruction is conditional, the return is performed only if the test is passed. If the test is failed, the next sequential microinstruction is performed. The example in Figure 5 depicts the use of the conditional RETURN-FROM-SUBROUTINE instruction in both the conditional and the unconditional modes. This example first shows a jump-tosubroutine at instruction location 52 where control is transferred to location 90. At location 93, a conditional RETURN-FROM-SUBROUTINE instruction is performed. If the test is passed, the stack is accessed and the program will transfer to the next instruction at address 53. If the test is failed, the next microinstruction at address 94 will be executed. The program will continue to address 97 where the subroutine is complete. To perform an unconditional RETURN-FROM-SUBROUTINE, the conditional RETURN-FROM-SUBROUTINE instruction is executed unconditionally; the microinstruction at address 97 is programmed to force CCEN HIGH, disabling the test and the forced PASS causes an unconditional return.

Instruction 11 is the CONDITIONAL JUMP PIPELINE register address and POP stack instruction. This instruction provides another technique for loop termination and stack maintenance.

The example in Figure 5 shows a loop being performed from address 55 back to address 51. The instructions at locations 52. 53 and 54 are all conditional JUMP and POP instructions. At address 52, if the TEST input is passed, a branch will be made to address 70 and the stack will be properly maintained via a POP Should the test fail, the instruction at location 53 (the next sequential instruction) will be executed. Likewise, at address 53, either the instruction at 90 or 54 will be subsequently executed, respective to the test being passed or failed. The instruction at 54 follows the same rules, going to either 80 or 55. An instruction sequence as described here, using the CONDITIONAL JUMP PIPELINE and POP instruction, is very useful when several inputs are being tested and the microprogram is looping waiting for any of the inputs being tested to occur before proceeding to another sequence of instructions. This provides the powerful jump-table programming technique at the firmware level.

Instruction 12 is the LOAD COUNTER AND CONTINUE instruction, which simply enables the counter to be loaded with the value at its parallel inputs. These inputs are normally connected to the pipeline branch address field which (in the architecture being described here) serves to supply either a branch address or a counter value depending upon the microinstruction being executed. There are altogether three ways of loading the counter the explicit load by this instruction 12; the conditional load included as part of instruction 4; and the use of the RLD input along with any instruction. The use of RLD with any instruction overrides any counting or decrementation specified in the instruction. calling for a load instead. Its use provides additional microinstruction power, at the expense of one bit of microinstruction width. This instruction 12 is exactly equivalent to the combination of instruction 14 and RLD LOW. Its purpose is to provide a simple capability to load the register/counter in those implementations which do not provide microprogrammed control for RLD.

Instruction 13 is the TEST END-OF-LOOP instruction, which provides the capability of conditionally exiting a loop at the bottom; that is, this is a conditional instruction that will cause the microprogram to loop, via the file, if the test is failed else to continue to the next-sequential instruction. The example in Figure 5 shows the TEST END-OF-LOOP microinstruction at address 56. If the test fails, the microprogram will branch to address 52. Address 52 is on the stack because a PUSH instruction had been executed at address 51. If the test is passed at instruction 56, the loop is terminated and the next sequential microinstruction at address 57 is being executed, which also causes the stack to be POPd: thus, accomplishing the required stack maintenance.

Instruction 14 is the CONTINUE instruction, which simply causes the microprogram counter to increment so that the next sequential microinstruction is executed. This is the simplest microinstruction of all and should be the default instruction which the firmware requests whenever there is nothing better to do.

Instruction 15. THREE-WAY BRANCH, Is the most complex, it provides for testing of both a data-dependent condition and the counter during one microinstruction and provides for selecting among one of three microinstruction addresses as the next microinstruction to be performed. Like instruction 8, a previous instruction will have loaded a count into the register/counter while pushing a microbranch address onto the stack. Instruction 15 performs a decrement-and-branch-until-zero function similar to instruction 8. The next address is taken from the lop of the stack until the count reaches zero; then the next address comes from the pipeline register. The above action continues as long as the test condition fals. If at any execution of instruction 15 the test condition fals. If at any execution of instruction 15 the test condition fals. If at any execution of instruction 15 the test condition for furnishes the next address. When the loop is

ended, either by the count becoming zero, or by passing the conditional test, the stack is POP'd by decrementing the stack pointer, since interest in the value contained at the top of the stack is then complete.

The application of instruction 15 can enhance performance of a variety of machine-levinistructons. For instance, (1) a memory search instruction to be terminated either by finding a desired memory content or by reaching the search limit; (2) variable-field-length arithmetic terminated early upon finding that the content of the portion of the field still unprocessed is all zerges; (3) key search in a disc controller processing variable length records; (4) normalization of a floating point number.

As one example, consider the case of a memory search instruction. As shown in Figure 5, the instruction at microprogram address 63 can be instruction 4 (PUSH), which will push the value 64 onto the microprogram stack and load the number N, which is one less than the number of memory locations to be searched before giving up. Location 64 contains a microinstruction which fetches the next operand from the memory area to be searched and compares it with the search key. Location 65 contains a microinstruction which tests the result of the comparison and also is a THREE-WAY BRANCH for microprogram control. If no match is found, the test fails and the microprogram goes back to location 64 for the next operand address. When the count becomes zero, the microprogram branches to location 72, which does whatever is necessary if no match is found. If a match occurs on any execution of the THREE-WAY BRANCH at location 65, control falls through to location 66 which handles this case. Whether the instruction ends by finding a match or not, the stack will have been POP'd once, removing the value 64 from the top of the The state control up to a right outer outer or hit Shire

Am29811A Instruction Set Difference

The Am2931A instruction sat is identical to the Am2910 accept for instruction number 15. In the Am29811A, instruction number 15 is an unconditional JUMP*PIPELINE REGISTER instruction. This pflovides the ability to unconditionally branch to any address contained in the branch address led of the microprogram. Thus, an unconditional N-way branch can be performed. Use of this instruction as opposed to a forced conditional jump pipeline in-struction simply allows the condition code multiplexer select field to be shared (formatted) with other functions.

TYPICAL COMPUTER CONTROL UNIT ARCHITECTURE USING THE Am2910

The microprogram memory control unit block diagram of Figure 6 is easily implemented using the Am2910. This architecture provides a structured state machine design capable of executing many highly sophisticated next address control instructions.

The architecture of Figure 6 shows an instruction register capable of being loaded with a machine instruction word from the data bus. The op code portion of the Instruction is decoded using a mapping PROM to arrive at a starting address for the microinstruction sequence required to execute the machine Instruction. When the microprogram memory address is to be the first microinstruction of the machine instruction sequence, the Am2910 next address control selects the multiplexer D input and enables the three-state output from the mapping PROM. When the current microinstruction being executed is selecting the next microinstruction address as a JUMP function, the JUMP address will be available at the multiplexer D input. This is accomplished by having the Am2910 select the next address multiplexer D input . and also enabling the three-state output of the pipeline register branch address field. The register enable input to the Am2910 can be grounded so that this register will load the value at the

Am2910 D Input. The value at D is clocked into the Am2910's register (R) at the end of the current microcycle, which makes the D value of this microcycle available as the R value of the next microcycle. Thus, by using the branch address field of two sequential microinstructions, a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES or a conditional JUMP-TO-ONE-OF-TWO-SUBROUTINES Set and be executed by either selecting the D input of the Rivup of the next address multiplexer.

When sequencing through continuous microinstructions in microprogram memory, the program counter in the Am2910 is used. Here, the control logic simply selects the PC input of the next address multiplexer, in addition, most of these instructions enable the three-state oriputs of the pipeline register associated with the branch address field, which allows the register within the Am2910 to be loaded. The 5 x12 stable in the Am2910 is used for looping and subroutining in microprogram operations. Up to five levels of subroutines or loops can be nested. Also, loops and subroutines can be intermixed as long as the five word depth of the stack is not exceeded.

CCU TIMING

The minimum clock cycle that can be used in a CCU design is usually determined by the component delays along the longest "ippeline-register-clock to logic to pipeline-register-clock" path. At the beginning of any given clock cycle, data available at the output of the microprogram memory, counter status, and any other data and/or status fields, are latched into their associated pipeline registers. At this point, all delay paths begin. Visual inspection will not always point out the longest signal delay path.




Figure 6. A Typical Computer Control Unit Using the Am2910.

The obviously long paths are a good place to start, but each definable path should be calculated on a component by component basis until the truly longest logic signal path is found

Retering to Figure 6, a number of potentially long paths can be identified. These include the instruction register to pipeline register time. The pipeline register to pipeline register time via the condition code multiplexer and the status to pipeline register time. In order to demonstrate the technique for calculating the AC performance of the Am2910 state machine design, the timing diagrams of Figure 7 are presented. Here, a number of propagation delay paths are evaluated such that the reader can learn the technique for performing these computations.

All of the propagation delays have been calculated using typical propagation delays because a the time of this winning, the characterization of the Am2910 has not been completed. When the final data sheet is published, the user need only select the appropriate worst case specifications and he can compute the desired maximum propagation delays for his design. Also, by looking at the typical propagation delays numbers, the designer will be able to evaluate the design margin in the system after he has completed all of the worst case calculations. These typical propagation delays represent the expected values if a system were set up on the bench and actual measurements would be taken at 5V and 25°C operating temperature.

White Figure 6 and Figure 7 deal with the Am2910 microprogram sequencer, it is also instructive to evaluate the AC performance of a typical computer control unit using the Am2911 and Am29811A Figure 3 shows such a connection and will be used as the bass for performing the propagation delay path calculations. The calculations for the vanous propagation delay paths are demonstrated in Figure 8 and are intended to show the technique for computing these delays. As before, the typical propagation delays have been used in the computation for comparison purposes. The user can derive the maximum numbers at 25°C and 5%, commercial temperature range and power supply variations or military temperature range and power supply variations as required for his design.

When Figure 7 and Figure 8 are reviewed in detail, the reader will recognize that the longest propagation delay paths in the case of the Am2910 as well as the Am2911 and Am29811A involve the three-state enables on the map PROM or the pipeline register for the branch address. If absolute maximum speed is desired, these paths can be eliminated by using one of several techniques. One technique is to simply allocate one or more bits in the pipeline register to control the three-state enables of the various devices connected to the D input of the Am2910. For the example of Figure 6, one bit would be sufficient and the pipeline register could be implemented using an Am74S175 register. This would allow the true and complement outputs to be used to drive the pipeline register branch address output enable and the mapping PROM output enable. Thus, these longest paths would be eliminated and an improvement of about 30ns would be achieved. A second technique for eliminating these propagation delay paths would be to use a four input NAND gate and a four input NOR gate to encode the equivalent function of the MAP enable and the PL enable. This technique is demonstrated in Figure 9. Again, an Am74S175 register would be used as the pipeline register to provide the Instruction inputs to the Am2910 sequencer. This would allow instruction 2 to be decoded to provide the MAP enable signal and "NOT INSTRUCTION 2" to be decoded as the pipeline enable signal. This technique can be applied as well to the computer control unit of Figure 3 to accomplish the same longest path elimination.




Figure 7. Propagation Delay Calculations on the Am2910 Microprogram Sequencer.




Figure 7. Propagation Delay Calculations on the Am2910 Microprogram Sequencer (Cont.).




Figure 7. Propagation Delay Calculations on the Am2910 Microprogram Sequencer (Cont.).




Figure 7. Propagation Delay Calculations on the Am2910 Microprogram Sequencer (Cont.).




Figure 8. Propagation Delay Calculations for the Am2911 and Am29811A Design.




Figure 8. Propagation Delay Calculations for the Am2911 and Am29811A Design (Cont.).




Figure 8. Propagation Delay Calculations for the Am2911 and Am29811A Design (Cont.).




Figure 8. Propagation Delay Calculations for the Am2911 and Am29811A Design (Cont.).





Figure 8. Propagation Delay Calculations for the Am2911 and Am29311A Design (Cont.).



In order to compare the performance of the Am2910 with the Am2911 and Am29811A1, Table 5 is presented. Here the propagation delays for the Am2911 and Am29811A are for a 12-bit wide microprogram sequencer configuration. If a wider configuration is used, only one additional carry input to carry output delay must be added to the appropriate paths of these calculations. A 12-bit wide Am2911/29811A configuration has been evaluated so that an "apples to apples" comparison can be made.

As is shown in Table 5, a number of combinations are possible for the longest AC propagation delay paths for these microprogram sequencers. First, the continue instruction can be executed the lastest of any of the microprogram instructions if the continues are sequential. That is, from the second continue on, the typical microcycle can be either 61 or 64ns respectively. To achieve this speed, it is required that various signals throughout the architecture be stable such that the only paths that enter into the propagation delay aclustation are the clock-to-output of the microprogram counter, the microprogram memory and the pipeline register satuo.

The second group of instructions shown in Table 5 show some examples of instruction execution and jumping. These examples assume that the MAP and OE outputs are not used as described earlier. These calculations apply to several of the instructions but not to all the instructions. For the Am291 osequencer all of the propagation delays are around 80 to 85ns; while for the Am2911/Am29911 A combination, the propagation delays range from about 80ns to 100ns, depending on the instruction. It should be noted that certain other instructions such as push and conditional load counter should be evaluated to determine the speed at which they can be executed.

The last two instructions shown in Table 5 are for jumps where the output enable of the field supplying the address to the D ingus of the microprogram sequencers are controlled by either the Am2910 or Am29811A. Notice that for Am2910 configuration, the jump map represents the longest propagation delay path and is 103ns typical. Also, for the Am2911/Am29811A combination, the jump map instruction also represents the longest propagation delay path and is 109ns typical.

It is not the purpose of this exercise to show every possible propagation delay path; but rather, to show the reader the technique for computing propagation delays such that any design can be evaluated and the worst case past derived. Even here, not all of the worst case numbers shown in Table 6 have been derived in Figures 7 and 8. This was done intentionally and is left as an exercise for the student.

If the Am2909 or Am2911 and the Am29811A are combined into microprogram sequencers of either 8 bits in width or 16 bits in width, the calculations need only be modified slightly to determine

the microcycle times. Obviously, if two Am2911s are used, the worst case propagation delay paths do not change. However, if lour Am2911s are used, the carry path will become the longer propagation delay path on several of the computations. This may be oilset however since larger microprogram PROMs may be used if 64K of microcode is actually being addressed or high power buffers may be placed between the Am2911 outputs and the microprogram memory to provide sufficient drive for such a large microprogram store.

In addition, the Am2909 and Am2911 may be used without the Am29811A where the user wishes to generate a special purpose instruction set or very high speed control of the internal multiplexer and push pop stack. In some, designs as much as 25 to 30ns, typical, can be removed from the longest propagation delay paths of the design by using high speed Schottky SSI. While this has not been the typical case, some designers have used it to provide a performance improvement not achievable with a standard Schottky condition code multiplexer and the Am29811A next address control unit.

APPLICATIONS

It should be understood that the microprogram state machine built using either the Am2910 or the Am2911/28911 A ppresents a general purpose state machine controller. Applications for this type of microprogrammed control include uses in minicomputers, communications, instrumentation, controllers and perpherats as well as special purpose processors. Typically, the microprogrammed approach provides a more structured organization to the design and allows the design engineer the greatest flexibility in implementation.

It is important to understand that microprogrammed machines need not be part of a typical minicomputer type structure. That is, a general purpose minicomputer usually has a machine instruction set that is totally different from its microprogram instruction control. As such, it is essential that the designer new to computer design and microprogram design understand the difference between a machine instruction and a microprogram instruction. This differentiation is shown in Figure 10 where a typical 16-bit machine level instruction is demonstrated as compared with a typical microprogram instruction. The machine level instruction usually consists of 16 bits and in this example, these bits are used to provide the op code, source register definition and destination register definition. The microprogram instruction on the other hand usually consists of anywhere from 32 to 128 bits in a typical minicomputer type design. Here, the bits are used to control the elemental functions of a machine such as the Am2910 instruction control and condition code multiplexer, the Am2903 source, ALU function and destination control and so forth. For purposes of this explanation, let us assume that the machine level instruction is available to the machine programmer while the microprogram

marringt.

TABLE 5. SUMMARY OF LONGEST AC PATHS FOR MICROPROGRAM SEQUENCERS.

Instruction	Am2910	Am2911 Am29811A	Comments
Continue	61	64	The fastest instruction. Assumes sequential continues
Jump Map (no OE) Jump PL (No OE)	84 83 78	88 78 101	If the MAP and PL outputs are not used.
Jump Map (via OE) Jump PL (via OE)	103	109	If the MAP and PL outputs are used.




Figure 10. Understanding Machine and Microprogram Instructions.

instruction is not available to the machine programmer at the assembly language level. Let it suffice to say that this assumption is not necessarily valid in machines being designed today.

Perhaps one of the most typical applications of the microprogrammed computer control unit state machine design is as the controller for a minicomputer. Here, the function of the microprogrammed controller is to fetch and execute machine level instructions. The flow required to perform this function is depicted in Faure 11 which should be representative for all general purpose yope machines. Figure 11 shows that after initialization, the computer control unt simply fetches machine instructions, decodes these instructions and then fetches the required operands such that the original instruction can be executed. This cycle of fetching and executing instructions is performed without end. Such things as hardware halts or resets are ignored and should be assumed to only cause per-initialization.

Once the flow of a typical computer control unit is understood, it is possible to evaluate a number of architectures using the Am2910 or Am2911/Am29811A such that the flow diagram of Figure 11 can be implemented.

STATE MACHINE ARCHITECTURES

After a machine instruction is felched from memory, it is normally placed in the machine instruction register as described in Figure 6. Then the 10 pcode portion of the instruction is decoded so that a sequence of mcoinstructions in the microprogram memory can be selected for execution. Each intrincionistruction is fetched and its contents placed in the pipeline register as shown in Figure 6 for execution.

While the architecture of Figure 6 is recommended and has been used throughout the preceding point of this chapter, it should be understood that a number of architectures are possible using these microprogram sequencers. The normal flow in letching microinstructions is to determine the address of the next microinstruction, letch the contents at that address and set up this data at the input of the pipeline register such that if can be clocked into the pipeline register for execution. If we assume that a clock is being used to clock the pipeline register, the Am2910, the machine instruction register and the Am2903 microprocessor bit stoces, it is possible to define a number of computer control unit designs where the relationship between the clock edges is different.

There seem to be a minimum of seven different architectures that can be defined based on placing registers in the appropriate signal paths and storing data on the low-to-high transition of the




Figure 11. Computer Control Flow Diagram.

clock. For purposes of this discussion, we will assume that all clocked devices will operate using the same clock such that all changes will occur on the LOW-to-HIGH transition of the clock. While its possible to use multiphase clocks and tied different clock phases to different devices, that type of system operation will not be described here. In all cases, we will be talking about the flow of signals between LOW-to-HIGH transitions of the clock. Typically, a cycle is started by a clock deg at a device and the signals begin to flow from one device to the next until a set-up time to a clock edge results. Then, the next incrionstruction is executed in

exactly the same manner. There are three different identifiable types of microinstruction sequences where only one register is in the signal flow loop. The first of these we shall call an Address-Based microinstruction cycle. It usually starts with the address of a microprogram memory word being stored in a register by the clock. This address has been determined by the previous microinstruction. This address then accesses the microprogram memory to fetch its contents which are presented at its outputs to control the Arithmetic Logic Unit and the results of the Arithmetic Logic Unit function may be used to determine the next address selected that will be stored in this microprogram address register. This is shown as Figure 12a. The second type of microprogram architecture is called Instruction-Based. Here, the register is placed at the output of the microprogram memory as shown in Figure 12b. Again, the cycle consists of executing the microinstruction in the ALU; perhaps using the results of the operation to determine the address of the next microinstruction and then fetching the contents of that microinstruction and setting this new data up at the input to the register. The third basic architecture for microprogram control is called Data-Based. Here, a recester is used to hold the status data from the ALU and this is the determining clock point for the cycle. Here, the status register initiates the selection of the next address from which the microprogrammed data is fetched and this microprogram instruction is used to execute a new function in the ALU thereby setting up the results for the status register. This scheme is shown in Figure 12c. Note that this scheme requires an additional register at the output of the microprogram memory to hold a portion of the microprogram instruction for controlling the condition code multiplexer and Am2910 instruction set. These primitive architectures for microprogrammed control demonstrate the three points at which a register can be placed to provide a start and an end for the microcycle. In a general sense, each of these three architectures is one level pipelined. This, however, is not the definition normally associated with pipelining of microprogram control.

If combinations of the above described architectures are implemented, an improvement in performance will be realized. In each of the three architectures thus described (address-based. instruction-based, and data-based), all of the signal paths are in series and must be transcended before a microcycle can be completed. They are quite easy to program, however, since all of the tasks are completed in the loop before proceeding to the next microinstruction. As stated earlier, these tend to be the slowest of the possible architectures for microprogram control. This disadvantage can be overcome by using a technique referred to as pipelining in microprogram control. In a pipeline architecture, we overlap the fetch of the next microinstruction while we are executing the current microinstruction. This is achieved by inserting additional registers in the overall path such that we can hold the signals step-by-step. There are three possible combinations of the above mentioned architectures that can be utilized in microprogram control. These are address-instruction-based, address-data-based, and instruction-data-based, v/hile each of these represent two stages of pipelining, we normally refer to these as the pipelined architectures. These are shown in Figure 12d, 12e and 12f, it is the instruction-data based architecture that is recommended for the Am2910 and provides the overall best trade-off in cost versus performance.

The last possible architecture using registers in the signal path is a combination of all three architectures and is called addressinstruction-data-based microorogram control and is shown in Figure 129, Here, three stages of pipeline are involved and we normally refer to this as two-level pipelined architecture. Needless to say, if no pipelining were involved at all, we would have a ring oscillator.




Figure 12. Standard Microprogram Control Architectures.




Figure 12. Standard Microprogram Control Architectures (Cont.).




Figure 12. Standard Microprogram Control Architectures (Cont.).

The advantage of the instruction-data-based architecture is that the address and contents of the next microinstruction are being felched while the current microinstruction in the pipeline register (Figure 6) is being executed. This allows a shorter microcycle since the microprogram memory letch and ALU execution can be operated in parallel. The results of this type operation are demonstrated in Figure 13 where we see a typical timing diagram of the microprogram execution of the address-data-based instruction architecture, is should be noted that when the computational aspects of a microinstruction are not completed to the same microcycle, they obviously cannot be used to determine the address of another microcycle until the computation has been completed and stored to les status-recisier. Thus, this pipelined architecture offers significant speed improvement except in the case or certain conditional jumps. In other words, the conditional jump may not use the status register autorimation of the im-

mediately preceding microinstruction because the computation is just being performed. For this architecture, the conditional jump fetch must be executed on the cycle after the status register contains the proper execution results. This can be seen by Jumping Figure 13. In most microprogram designs the is not a disedvantage because other houseweeping and ALU operations can be performed which the additicts of the next microinstruction is being detarmined using the current contents of the status ensister. While it is not directly perintent to the discussion at this time, etus point out that the Am21, 4 has been designed such which the machine architect can uit be both instruction-data bases, ar chitecture as well as instruction-based architecture if no hy sekeeping is required. Thus, the Am29 of and Am290 can he is add in a variable architecture cycle to achieve maximum reformance in the micro.



Figure 13. This ing Diagram of Mic oproon in Execution




Figure 14. Typical Am2910 Microprogram Control Unit.

The Am2910 in Computer Control

A general state machine design using the Am2910 Is shown in Figure 14. Here, all three output enables are used to advantage in order to control the mapping PROM, pipeline register and vector PROM in this design. This design is very straightforward and in fact is identical to that shown earlier.

One area that should not be overfooked is that of Initializing the AM2910 at Dover up. One technique for accomplishing this is to use a pipeline register with a clear input to provide all LOWs to the instruction inputs of the AM2910. This will cause a reset of the stack in the AM2910 and force the outputs to the zero word and microcode which can be used for the initialization routine. Typically, power up will result in the firing of a timer which can be connected to the clear input of the register. Figure 15 shows the technique for initializing the AM2910 using this method.

One advantage of the Am2909 when compared to either the Am2910 or Am2911 is the OR Inputs to the microprogram address field. These OR inputs allow two, four, eight or 16-way branching for each device if proper control is used. This control can be accomplished using the Am29803A, 16-way branch control unit. A typical computer control unit using the Am2909, Am2911, Am29803A and Am29811A is shown in Figure 16. In this example, the least significant microprogram control sequencer is an Am2909 and the two more significant sequencers are Am2911S.




Figure 15. Initializing the Am2910.




Figure 16. A High Performance Microprogram Controller Using the Am2909, Am29811A and Am29803A.

DETAILED DESCRIPTION OF THE Am2911 AND Am29811A IN A COMPUTER CONTROL UNIT

The detailed connection diagram of a straight-forward computer control unit is shown in Figure 17. This design features all of the next address control functions described previously and a few features have also been added.


Referring to Figure 17, the instruction register consists of two Am25LS377 Eight-8it Registers with Clock Enable. These registers are designated as U1 and U2 and provide ability to selectively load a 16-bit instruction. This particular design assumes that the instruction word consists of an eight-bit op code as well as eight bits of other data. Therefore, the op code is decoded using three 256-word by 4-bit PROMs. The Am29761 has been selected for this function and is shown in Figure 17 as U3, U4 and U5.

The basic control function for the microprogram memory is provided by the Am2911s. In this design, three Am2911s (U6, U7,

and U8) are used so that up to 4K words of microprogram memory can be addressed. The microprogram memory can consist of PROMs, ROMs, or PAMs, depending on the particular design and the point of its development. This particular design shows the capability of a 64-bit microword; however, the actual number of bits used will vary from design to design.


The pipeline register associated with the computer control unit consists of five integrated circuits designated U16, U17, U18, U19 and U20.

One of the features of the architecture depicted in Figure 17 is the event counter shown as U9, U10 and U11. This event counter consists of three Am25LS163s connected as a 12-bit counter. The counter can be parallel loaded with a 12-bit word from pipeline registers U16, U19 and U20. The multiplever and D-type flip-flop (U21 and U22) at the counter overflow output (U9) is present to improve system cycle time and will be described in detail later.



Figu e i7 Computer Control Unit with A. 29:1

man framewalk, 40, 10 and 24 are Miles of the house



This design also features a 16-input condition code multiplexer using two AnT-ASS1s, which are designated U12 and U14. Condition code polarity control capability has been added to the design by using an AnT-AS1S8 Two-Input Multiplexer designated as U13. The Voutputs arm U12 and U14 have been connected together but only one set of outputs will be enabled at a time via the time-state control signat designated as $R_{\rm 20}$ and $R_{\rm 20}$. Since the Y output is inverting and the W output is $R_{\rm 20}$ and $R_{\rm 20}$. Since the Y output is inverting and the W output is an experience of the Voutput is inverting and the W output is an experience of the Voutput is inverting and the W output is inverting and i

ct the test condition as either inverting or non-inverting. This allows the test input on the Am29811A Next Address Control Unit, U15, to execute conditional instructions on either the inverted or non-inverted polarity of the test signal. For example, a CONDITIONAL BRANCH may be performed on either carry set or carry reset. Likewise, the same CONDITIONAL BRANCH might be performed on either the sign bit as a logic one or the sign bit as a logic zero. Note that the Am29811A Next Address Control Unit has eight outputs. Four outputs to control the Am2911's Sn. S1. PUP and FE inputs. Two outputs to control the three-state enables of the devices connected to the D inputs, i.e., a map enable (MAP E) to select the mapping PROMs and a pipeline enable (PL E) to enable the three-state Am2918 outputs which make up a 12-bit wide branch address field. The remaining two Am29811A outputs are for loading and enabling the Am25LS163 counters. CNT ENABLE from the Am29811A is active-LOW while the Am25LS163 counter requires an active-HIGH enable, therefore CNT ENABLE from the Am29811A is passed through one section of the Two-Input Multiplexer (U13) for inversion. An alternative counter, the Am25LS169, has enable as active-LOW; therefore, this inversion through U13 is not required.

At this point, a discussion of the typical operation of this computer control unit is in order. First, bits 0-11 of the microprogram memory output word, are connected to the pipeline register designated U18, U19 and U20. The Am2918 has been selected for this portion of the pipeline register because of its continuous outputs and three-state outputs. The three-state outputs are connected to the D inputs of the Am2911 to provide a branch address whenever needed. These 12 bits are designated BR₀-BR₁₁. The Q outputs of these same Am2918s are designated Ro-R11 and are connected to the parallel load input of the Am25LS163 Counters. Thus, the counter can be loaded with any value between 0 and 4,095. Many designs will take advantage of Ro-R11 and use it as a general purpose field whenever the counter is not being loaded or a jump pipeline is not being performed. Using a microprogram memory field for more than one function (branch address and counter load value in this example) is called FOR-MATTING and will be covered in greater detail later. The other two devices in the pipeline register shown on the architecture of Figure 17 are U16 and U17. First, U17 receives four bits (12, 13, 14 and 15) from the microprogram memory to provide four-bit instruction field to the Am29811A. This four-bit field, designated R₁₂-R₁₅, provides the actual next address control instruction for the computer control unit. R15 is the polarity control bit for the test input and is connected to the select input of the Am74S158 Two-Input Multiplexer. When Ris is LOW, the signal at the Am2981 ; A test input will be inverted, but when R16 is HIGH, the test input will be non-inverted.

The Am74S175 has been used as part of the pipeline register (U16) because it has both inverting and non-inverting outputs Signals R_{17} , R_{18} and R_{19} are used to control the One-of-Eight Multiphyser (U12 and U14) A, B and C inputs. Pipeline register outputs R_{19} and R_{19} are used to enable either the U12 outputs or the U1-3 outputs such that a one-of-sixteen multiphezer function is implemented. In this design, the TEST 0 input of U14 is conscited to ground. This provides a convenient path for convening

any of the conditional instructions to non-conditional instructions. That is, any of the conditional instructions can be executed unconditionally by selecting the TEST 0 input which is connected to ground and forcing the polarity control to either the inverting of non-inverting condition. This allows the execution of unconditional JUMP, unconditional JUMP-TO-SUBROUTINE, and unconditional RETURN-FROM-SUBROUTINE instructions.

Bit 21 from the microprogram memory utilizes a flip-flop in U17 as part of the pipeline register. This output, fl.21, is used as the enable input to the instruction register. Needless to say, other techniques for encoding this enable function in a formatted field could be provided.

A HIGH PERFORMANCE COMPUTER CONTROL UNIT USING THE Am2909 AND Am29803A

The high performance CCU (Figure 18) is of a similar basic design as high performance CCU. The major difference are, referring to Figure 18, he addition of an extended enable control (Utily, a vector input (U24 and U25), and an Am29903A feway Branch Control Unit (U23). These performance enhancements are more related to function than to actual circuit speed. The use of these enhancements by the microprogram provides greater flexibility in controlling a machine's environment, and can reduce the micronstruction count required to perform a particular task, which has the effect of increasing overall system throughput.

In describing this high performance CCU design, those sections which remain unchanged from the previous description (Fig. 17), will not be covered again. This includes the mapping PROMs, sequence, Am29811A, counter, condition test inputs and associated polarity control, and the pipeline register. The areas that will be covered are: extended enable control (URI). Vector inputs (UZ4 and UZ5), and the Am29803A 16-way Branch Control Unit (UZ3).

Extended Enable Control

Extended enable control is accomplished via an Am74S139 dual two-to-four line decoder in conjunction with the Am29811A next address control unit. In Figure 17, PL E and MAP E of the Am29811A were connected directly to the components that they are to control (pipeline registers and mapping PROMs, respectively), Likewise, CNT LOAD and CNT ENABLE are connected directly to the counters that they control (with the exception that CNT ENABLE requires inversion when using Am25LS163 counters). In Figure 18, PL E, MAP E, CNT LOAD and CNT ENABLE go to the inputs of the Am74S139 two-to-four line decoder (U16). When either PLE or MAP E is LOW, then either 2Y1 or 2Y2 of U16 is LOW and either the pipeline branch address registers or mapping PROMs are enabled. If both PL E and MAP E are HIGH, then output 2Y3 of U16 is LOW enabling the threestate outputs of U24 and U25 which are alternate microprogram starting address decoders (alternate mapping PROMs), and called VECTOR INPUT in this design. Likewise, CNT LOAD and CNT ENABLE follow the same rules, enabling the counter to load or count via 1Y1 and 1Y2 of U16.

Vector Input

The "Nector Input" provides the system designer with a powerful nest stating address control. For example, one possible us* might be as an interrupt vector. For instance, use the "interrupt Request" output of an Am2914 Vectored Prioring Interrupt Controller (or group of Am2914s) as an input to one of the conditional test inputs of multiplexers (UIz or U14). Then connect the Am2914 Vector Out lines to the vector mapping PROMs (Vector input U24 and U25). The microprogram then could, at the apprenium U24 and U25). The microprogram then could, at the apprenium U24 and U25). The microprogram then could, at the

priate time, test for a pending interrupt and if present, jump in microprogram memory directly to the routine which handles the interrupt as requested via the Am2914 Vector Output insert. The interrupt as requested via the Am2914 Vector Output of the interrupt as requested via the Am2914 Vector Output of the interrupt as the interrupt as requested via the vector length. This is one of many possible uses for the Vector Input. Other possible uses include both hardware and software "TRAP" routines and so torth. As can be seen, the design presented here uses the so torth. As can be seen, the design presented here uses the starting address input at the Am2911. This, however, does not preclude the use of other devices in place of mapping PROMs as the O-input vector source.

It should be understood that this does not accomplish a "microinterrupt" function in that it is not a random possibility. Instead an microprogrammed test is made and an alternative incorroutine is performed. A true "microprogram interrupt" is one that could occur at any microinstruction. The Am2910 does not handle this case internative.

Am29803A 16-Way Branch Control Unit

The Am29803A provides 16-way branch control when used in conjunction with the Am2909 bipolar microprocessor sequence, and is shown as U23 in Figure 18 with its pipeline register U22. The Am29803A has four TEST-inputs, four INSTRUCTION-inputs, four OR-outputs, and an enable control. The four OR-outputs connect directly to the Am2903 OR-inputs (U8 in Figure 18). The four INSTRUCTION-inputs to the Am29303A provide control over the TEST-inputs and OR-outputs, and are provided by the microprogram via the pipeline register U22 (Figure 18).

Basically, the INSTRUCTION-inputs (I₂-I₃) provide sixteen instructions (6-F₁₆) which can select sixteen possible combinations of the TEST-inputs and provide a specific output on the OR-outputs depending upon the state of the inputs being tested. (The subscipt 16 feets to basic 16-J All possible combinations of instruction-inputs, TEST-inputs and OR-outputs are shown in Faure 19.

Note that instruction zero does not test any inputs (a disable instruction), Instructions 1, 2, 4 and 8 test one input and can cause a branch to one of two words, Instructions 3, 5, 6, 9, 10 and 12 test two inputs and can jump to one of four words (a 4-word page). Instructions 7, 11, 13 and 14 test three inputs and can jump on an eight word page. Instruction number 15 tests all con inputs and the result can jump to any word on a sixteen word page.

USING THE Am29803A


In the architecture of Figure 18, the Am29803A allows 2-way, 4-way, 8-way or 16-way branching as determined by selectable combinations of the TEST-inputs. Referring to Figure 19, the ZERO instruction (all instruction bits LOW) inhibits the testing of any TEST-inputs, thus providing LOW OR-outputs. Any single TEST-input selected (To, T1, T2 or T3) will result in OR0 being HIGH or LOW in correspondence with the polarity of the selected TEST-input. Selecting any combination of two TEST inputs results in the outputs OR, and/or OR, being HIGH or LOW, following a mapped one-to-one relationship, i.e., ORn and OR1 will follow the TEST-inputs, but no matter which pair of TEST-inputs are selected, their HIGH/LOW condition is mapped to the ORo and OR, outputs. Likewise, selecting any three TEST inputs, will map their HIGH/LOW condition to the ORo, OR1 and OR2 outputs. Selecting all four TEST-inputs, of course, causes a one-toone relationship to exist between the HIGH/LOW conditions of the TEST-inputs and the corresponding OR-outputs. Refer to Figure 19 to verify the relationships between INSTRUCTIONinputs, TEST-input, and OR-output. It is very important that the

mapping relationship between these signals be completely understood. When using the Am29803A TEST-OR capability as shown in Figure 18, the microprogrammer must position the applicable microcode within microprogram memory so that the low-order address bits are available for ORing. Sequencer instructions using the Am2909/2911 D-inputs (JRP, JSRP, JP and CJS in particular) are ideally suited for the Am29803A TEST-OR capability. The jump-to-location, available via pipeline BR₀-BR₁₅ or the Am2909/2911 register, can contain the address of a branch table. A branch table is merely a sequential series of unconditional jump instructions. The particular jump instruction executed is determined by the low-order address bits; that is, the first jump instruction in a branch table must start at a location in microprogram memory whose low-order address bit (or bits) is zero. If a single Am29803A TEST-input is selected (2-way branching) then only the least significant hit in the beginning branch table address needs to be zero. Two Am29803A TEST-inputs selected (4-way branching) requires that the branch table start on an address with the low-order two bits equal to zero; 8-way branching requires three low-order zero bits, and 16-way branching requires four low-order zero address bits. Understanding this branch control concept is really quite simple. The branch table is located in microprogram memory beginning at a location whose address has sufficient low-order zero bits to accommodate the number of selected Am29803A TEST-inputs. If, for instance, three TESTinputs were selected, the first jump instruction in the branch table must be at an address whose low-order three bits are zero, such as address 0F816. The second jump instruction in the branch table would begin in microprogram memory address 0F9₁₈. The third jump at location 0FA16, the fourth at 0FB16, etc. Through all eight locations (0F816-0FF16). Assume the following pipeline instruction (referring to Figure 18): (1) U22 selects three Am29803A TEST-inputs, (2) U18 instructs the Am29811A Next Address Controller to select the Am2909/2911 D-inputs. (3) U16 enables the pipeline branch address as the D source, and (4) U19, U20 and U21 supplies the address 0F816 as the branch address. The Am29803A TEST-inputs will be ORed into the low-order three bit positions, thus providing a jump entry into the branch table indexed by the value of the OR bits. Each instruction in the branch table is usually a jump instruction, which allows the selection of a particular microcode routine determined by the value presented at the Am29803A TEST-inputs. These jump instructions are the first instruction of the particular sequence. There are, of course, many other ways to use the Am29803A 16-way Branch Control Unit.

The microprogram memory address supplied va an Am2909 sequencer can be modified by the Am29903A 16-way Branch Control Unit. Remember, however, that the microcode as-sociated with this address modification relies on certain address bits being zero, therefore this microcode is not arbitrainly refocatable. The above discussion describes using the D-input and branching to provide low-order zeroes to use the OR inputs. Through proper design, the Register, PC Counter, or File can be used equally with


THE COMPLETE COMPUTER CONTROL UNIT USING THE Am2910

A detailed connection diagram for a straightforward computer control unit using the Am2910 is shown in Figure 20. This design, utilizes the Am25LS377 as U1 and U2 to implement a 16-bit instruction register. The op code outputs from the instruction register drive three Am29761 PROMs to perform the op code decoding function. These are shown in the diagram of Figure 20 as U3, U4 and U5. The Am2910 sequencer (U5) is used to perform the basic microprogram sequencing function.



thereby in the theory the system is a substant for each time.

Figure 18. High Performance Computer Control Unit with Am2909/2911.



Progres 18. Function fable. But of graving that price

Function	13	12	11	10	Т3	T ₂	т,	τ ₀	OR ₃	OR ₂	OR ₁	OR ₀
No Test	4	L	L	L	×	×	×	×	L	L	L	L
Test T ₀	L	L	L	н	X	×	×	H	. L	Ľ	Ľ	H
Test T ₁	٠	L	н	L	X	×	H	×	ŀ.	E .	Ŀ	L
Test Tg & T1	L	L	н	н	×××	×	L	LHLH			L H	H
Test T2	L	н	L	L	×	Ĥ	X	X	1	t	L	L
Test T ₀ & T ₂	L	н	L	н	×××	H	×××	L H L		i	L	H
Test T ₁ & T ₂		н	н	١.	×	L	HLH	××××		ŀ	LH	H
Ťest T ₀ . T ₁ & T ₂	·	н	н	н	× × × × × ×		LUBELLEE			HHH		HLHLHLH
TetT3	н	L	L	ı	L H	×	×	×	į.	- E	L L	L
Test Tg & T3	н	L	L	н	L	××××	×××	H	L L	-	L	HLH
TestT1&T3	н	L	н	٠,	L	×××	L H L	×	-	-	LLHH	H
Test Y ₀ , Y ₁ & T ₃	π.	ι	н	н	LLLHHH	×××××		LHLHLHLH		LLLHHH	LLERULER	LHLHLHLH
Test T ₂ & T ₃	Ĥ	н		L	L	L H L	×××	×××			L H.	H
Тенто, то & та	н	н	1	н		LLHHLLHH	×××××	LHLHLHLH		LLLLHHH	LHHLLHH	. H . H . H . H
Test T ₁ , T ₂ & T ₃	н	н	н		LLLLTIT	LLHHLLHH	LHLHLHLH	×××××		LLLLERE	LLHILLH	HLHLH
Tm: T ₀ , T ₁ , T ₂ ≜ T ₃	н	н	н	н								

Figure 19. Function Table.

A 16 input condition code multiplexer function is provided by using two Am2922s as U7 and U8. These devices allow one of sixteen inputs to be tested and the polarity of the test can also be determined. The pipeline register consists of U9, U10, U11, U12 and U13. These devices are edge triggered D type registers and have been selected to provide unique functions as required depending on their bit positions in the pipeline register. An Am74S175 was selected for U9 because both a true and complement output were desired to provide control to the condition code multiplexer three state enables. An Am74S174 register was selected as U10 because it provides a clear input for initializing the Am2910 microprogram sequencer. Three Am2918s were selected for U11, U12 and U13 because they have a three state output that can be used to provide the branch address field to the D inputs of the Am2910 and they also have a set of outputs that can be used to provide other control signals via this field when it does not contain a branch address. No specific devices are shown for the microprogram memory as the user should select the desired width and depth depending on his design.

ANOTHER DESIGN EXAMPLE

The Am2309, Am2910, Am2911, Am2811A and Am2803A have been designed to operate in the microprogram sequencing section of any digital state machine. Typically, the examples shown are for performing the computer control unit function of a typical minicomputer class machine. The design engineer should not limit his thinking for the use of these devices simply to that of microprogram sequencing in a computer control unit. These devices can be successfully used in other areas of designing such as memory control, DMA control, interrupt control and special purpose microprogrammed machine architectures. In order to provide an example of a design using these devices in something other than a typical computer control unit, a microprogrammed CRT controller is described in the following.

In order to provide some basis for the design of a CRT controller, the requirements of this controller must be spelled out. These are given as follows:

- A) Character size: 5 x 7 dot matrix. The character field will be 7 dots by 10 horizontal lines thereby providing ample space for the 5 x 7 character and the intervening space between characters and lines of characters.
- B) 80 characters per line. A standard 80 character per line display will be utilized and there will be 18 character periods allowed for horizontal retrace time.
- C) 24 lines of characters per frame. This provides a total of 240 wisible lines per frame (24 lines of characters by 10 horizontal lines per character). There are a total of 24 lines provided for vertical retrace bringing the total number of lines per frame to 264.
- D) Refresh rate: 60 frames per second. Therefore, the horizoqtalline rate will be 264 x 60 = 15,840 Hz. As there are a total of 80 + 18 = 98 character periods in a line, the character rate will be 98 x 15.84 = 1,552,32K Hz, and the dot rate will be 7x 1,5288 = 10,66824 MHz. (Note: No interface is used.)
- 1.3.200 = 10.3002/4MTZ, (Note: No intendees is used by the fell of the search of the fell of the fe
- F) This CRT controller must generate an 11-bit character address that is used by the 2K word deep character RAM. It must also generate the required video enable signals and the horizontal and vertical blanking signals.

Principle of Operation

A detailed block diagram of the CRT controller is shown in Figure 21. The block diagram shows an interface to an SBC-80/10 data bus, address bus and control bus. The outputs of the CRT controller are connected to a CRT monitor on the block diagram. Otherwise the block diagram shows a straightforward use of the Am2910 and three Am2911s to implement the CRT control function using microprogrammed techniques. The SBC-80/10 was selected for this example since at is well known.

A logic diagram of the CRT controller is shown in Figure 22. Three Am 29775 512 word x 8-bit registered PROMs are used to contain the 23-bit wide microprogram. While only a milimum number of words are used in the design as shown, many additional words can be used to add vanous options (as described later). The address for these Am2757 registered PROMs is provided by an Am2910 microprogram sequencer. Three Am2911 sequencers are used to generate the character address for the character address is connected as a divide by 16 counter. This RAM address is compared with the desired last character address (bit 24 = 1920) value using an Am251. Se321 8-bit equal to detector. When the last address is detected, it can be sensed at the condition code multiplexer (Am251.513) that is used to select the condition code for the Am2910 sequencer.

The data derived from the 2K word character RAM is decoded by a character generator (6061) in this design and the character output is parallel loaded into an Am251.523 shift register. This shift register used to provide the video signal from its Qo, output to eventually drive the display via an Am745.240 buffer. The diagram of Figure 22 depicts an oscillator input source to supply the dot frequency. In this design, a 10.86624MHz oscillator input only. This oscillator input signal is used to clock the shift register containing the individual dot bits (dot-on or dot-off) and also drives an Am251.5169 counter which divides this frequency by 7 to generate the character rate clock. This character rate clock is used throughout the controller to provide a liming signal for the state machine design.

An Am25LS168 decade counter is used to generate the line inputs for the character generator and to count 10 horizontal lines per character space. This counter is clocked by the horizontal blanking signal (HB) and its RCO output is used as one of the condition code multiplexer inputs. The RCO output can be tested to determine when 10 counts have been executed by the counter and it is also used to enable the last address comparator during the 10th horizontal line time.

When the host computer accesses the character RAM, the HOST-ACCESS line is pulled LOW. This removes the Am2811 outputs from the character RAM address bus, When this access occurs, improper data may be present at the shift register inputs. Thus, the character generator PROM output is disabled by the HOST-ACCESS sonal during this time.

When power is applied to this CRT controller or whenever it is reset, the RESET line is driven LOW. This signal is inverted through an Am25LS240 and then disables a part of the pipeline register outputs as well as enabling one half of an Am25LS241. This Am25LS241 inserts LOWs onto the instruction (i) inputs of the Am2910 sequencer. Then, the rest character rate clock will force the microprogram address outputs to zero and the microprogram for the CRT controller as shown in Figure 23 will be executed starting at address zero.






Figure 20. Computer Control Unit with Am2910. The second and the s


and missinguers activist by dedity 18,5 mail the

he sense summer to be promoted than 19/00/1965. The

14 F. Dt Applees F. P. II.

cy and vertical nighting arginals





active three PAD will be that had been given the come as and power supply variations based on this analysis.




Figure 21. CRT Controller Block Diagram.

The Microprogram for the CRT Controller

Table 6 shows a complete description of the microprogrammed CRT controller microcode. Execution of these microinstructions is controlled by the Am2910 sequencer.

As can be seen in Table 6, several techniques were used in this short microprogram to provide the different counting requirements of this CRT controller. Although only one format (80 characters per line, 24 lines per frame) was shown here, the designer can easily configure his own format by simply changing some constants in the microprogram. As an exercise, the reader is encouraged to find a means to program the CRT controller for different formats. The host computer software could configure the controller format by using an additional register similar to the "First Address Register". This will be discussed in an appendix at the end of this chater.


A complete wiring diagram for the microprogrammed CRT controller is shown in Figure 24. This can be used directly with the interface shown in Appendix A such that the CRT controller can

be connected directly to an Am9080A based microprocessor system. Appendix A also depicts the use of a 2K word x 8 bacharacter RAM as described previously.

CRT Controller Timing Considerations

As was discussed earlier, the character clock frequency for the CRT controller is 1,552.32KHz. Thus, It is desirable to calculate the longest path of the design to ensure that none exceed this clock period of 644.1ns. The timing diagrams of Figure 25 deptd a number of different paths with the associated propagation delay calculations.

When all of the timing diagrams of Figure 25 are examined, it will be found that only three show propagation delay times of over 200ns typical. Of these, the worst case is 318 ins as shown in Figure 25(i). Since the requirement of the design is to insure that none exceed 644. Ins, we have more than a 2 to 1 margin in the design based on the typicals. Thus, we can see that the design will operate properly even over the full military temperature range and power supply variations based on this analysis.






Figure 24. CRT Controller.

															the state of the s
ADDR		Am2	910	l	Am2911						ı		-	1 - 2 - 4 - 4 T T T T T T T T T T T T T T T T	
(Hex)	Label		CCEN	MUX	s,	S ₀	Æ	ZEROH	ZE	ROL	C,	нв	VB	NUM	Comments
•	INIT	ದಿ	L	3	н	н	L	н		L	L	н	L	×	;Load first address from Register to 2911's file
1		LDCT	x	x	L	ι	н	н		L	L	н	L	2310	:Load 2910's counter with member of rows/frame ~ 1
2	MAIN	CONT	x	×	н	L	н	н		L	н	н	L	×	Address supplied by 2911's file
3		CJP	L	1	L	L	н	- н		н	н	L	Ł	\$	
. 4	l	CJP	L	1	lι	L	н	н		н	н	L	L	. \$	One row: 5 x 16 = 80 characters
5	1	CJP	L	١ı	L	L	н	н		н	н	L	L	8	One row: 5 x 16 = 60 characters
	1	CJP	L	١,	Ł	L	н	н		н	н	L	L	\$	1-4
7	ļ	CJP	L	1	Ŀ	٠L	н	н		н	н	L	L	s	
	_	ငပဒ	L	0	L	L	. н	н		н	н	н	L	TENTH	;If tenth (last) line of a row: jump to "TENTH" subroutine
•	1	cus	L	2	L	L	н	н		н	н	H	L	LASTA	:If last character: jump to "LASTA" subroutine
		CJP	L	1	ļ٤	L	н	н		н	н	ŀн	L	S	;Wat, until horizontal invisible counts done
. 8	i	CUP	н	×	ļ٠	L	н	н		×	X	н	L	MAIN	;Then do the Main routine again
C	TENTH	RPCT	×	×	L	L	L	н		н	н	н	L	GOBACK	Push next addr on 2911's file: jump to "GOBACK" if not End of Frame
0	2.5%	C.V	L	3	н	н	L	н-		L	x	н	н	x -	Load 2911's file from First Address Register
Ε		LDCT	×	٧	L	L	н	н		X	×	н	н	14610	;Load 2910's counter with number of invisible characters
F	i .	PUSH	L	١,	١.		н	н		н	н	н	н	x -	during Vert retrace divided by 16, minus 1 Push next PC to 2910's file for double
10		CUP	i	13	ı٠	٠	н	я		н	н	l 🖁	Н	l ŝ	
11	1	RECT	×	l'.	ı٠	٠	н	н		H	н	l"	н	×	:Wait for LS2911 to count 16
12	ł	LDCT	Ŷ	l î	ı.	٠	н	н.		H	H	H	н		Decrement 2910's counter and jump one line back if = 0
13	1	CRTN	Ĥ	ı,	ı٠							J		2310	;Load 2910's counter again with number of rows/frame - 1
. "	1	LAIN.	. "	١^	ľ		н	н		н	н] н	н	×	;Return from subroutine
14	GOBACK	CRTN	н	×	ŀ	L	н	• н		н	н	н	٠.	x	;Return
15	LASTA	CRTN	н	x.	١x	×	·L	L		н	н	lн		×	Load zero to 2911's file and return.

Figure 23. Microprogram for the CRT Controller.

TABLE 6. DESCRIPTION OF THE MICROPROGRAM FOR THE CRT CONTROLLER.

Micro- program Address	Low Order Am2911	High Order Am2911s	Am2910	Comments		
The second second	Since ZERO is low, to output will be LOW. The Cy, input from the Pleafare Register) is LOW so that the micro-program incremental will not increment.	Both S ₁ and S ₂ are HIGH so that the D inputs will be routed to the Y outputs. These inputs will come in the First Address Register (the Am2910 VEET is LOW), C ₁ , is LOW) (see let column); therefore the microprogram counter will not incompare to the column of the See See See See See See See See See S	The CAV Instruction is selected. Therefore, VECT output with be LOW, enabling the "First Ad- dress Register can the Internal 8-bit bus, GCEN is LOW, the MUX is selecting a constant INGH, and the sequencer will address the next consecutive microprogram address (word 1).	This instruction pushes the "First Character Address" more significant bits onto the Art/3511's file, and continues to the next micro- instruction.		
1 -	ZERO and C _m are still LOW, so no chapge in this device.	S ₁ and S ₂ are LOW; thus, the Y outputs will be the current PC, (the same as the Y outputs were in the previous step). C _n is still LOW, therefore no change will occur in the PC.	LDCT is selected and the num- ber of character-rows per frame minus 1 (23 ₁₀) is loaded into the Am2910 register/counter. The sequencer addresses the next microinstruction.	47		
MAIN"	Maintaining ZERO LOW assures the proper starting address. C _n is HIGH; therefore, the internal PC will be incremented.	Wth S ₃ = HIGH, S ₀ = LOW and FE = HIGH, the Am2911 will refer to its internal file (the starting address of this particular character-row) without popoing.	The Am2910 will generate the next microprogram address.	This is the starting location for the main loop.		

TABLE 6. DESCRIPTION OF THE MICROPROGRAM FOR THE CRT CONTROLLER (Cont.).

Micro- program Address	Low Order Am2911	High Order Am2911s	Am2910	Comments
3	This Am291 in now courts up using its PC incrementary and PC incrementary of Pt. 18 (1997) in the Pt. 18 (1997) in	Initially these two Am2911s will not change their Y outputs will not change their Y outputs However, when the C _v input goes HIGH, the internal PC will increment	With the MUX selecting the C_{n+k} output from the least significant Annil 11 size, the CC input to the Am2910 sequence will be LCW and the Am2911 counts 16. CC = LCW wild cause the mart microprogram address to be the peptine register contents, the position register contents, the company address (send 3). When C_{n+k} pose HIGH and together with CEN = LCW, wild score the Am2910 to address the next consecutive microprogram address (send 3).	This microstipp will be executed 16 times. (Note that 80 = 5 x 18.
4 through 7	Same as 3.	Same as 3.	Same as 3, except that at each address, the current micro-program address is written.	The microprogram itself is used as a counter in this application since the count is only 5, the microprogram is relatively short versus the memory's depth and this is a convenient means to economize on chip count.
8	Continues to count (note that if enters this line with an output of zero).	Since C _n is LOW (see left column) no change occurs in these devices. Note that the Y outputs contain the more significant but of the address of the first character of the next character row.	The MUX selects the Am2515160 ten-In-accounters REGI as the condition code in-tout to the Am2510 (CC). If the line count is less than 10, CE will be HIGH and the next microstruction will be addressed. If the tenth line of a character tow is asscribed, CE will be LOW and a JUMP-TO-SUB-ROUTINE to an address, subpolied by the poetine register (TEINTH) will be assigned.	We are now at the end of a TV line. Therefore, the Horzontal Blauking Spin (RB) at HGM. The least spyriscars AndS11 sition now count the invisible characters during the horzon- tal retrace.
9	Continues to count through the internal PC incrementer,	No change.	The MUX now selects the Last Address Comparation output for CE. If the current/hore signal-leant bits of the character-address coincide with the last address + 1 (1920;g/16) a subroutine call will be performed to "LASTA". Otherwise, the microprogram will continue consecutively.	Note that 80 characters/row and 24 rows/frame requires a 1920 ₁₀ word memory. When the last memory location (1920 ₁₀) is read out, the scan will begin at 0.
A	Continues to count. At count 15, C _{n+4} goes HIGH.	No change until C _n goes HIGH, then count.	Same as at address 3.	Waiting for the least significant Am2911 to count to 15. This microstep will be executed as many times as necessary to accomplish this.
9	If doesn't matter what this device does at this microstep because at the next microstep it will receive LOW on its ZERO input.	No change.	Unconditionally (CCEN = HIGH) steers the microprogram to the address supplied by the prietine register ("MAIN" = 2).	Performing a JUMP to the beginning of the main-loop - (address 2).
C ENTH-	Continues to count.	No change.	If internal counter is equal to zaro, it means that 24 character rows were already displayed and we are at the bottom of the CRT desplay. A vertical retrace period is needed and the microprogram will continue sequentially. If the counter is not yet zero, we do not need to associate the vertical retrace to associate the vertical retrace to associate the vertical retrace and the vertical retrace and the vertical retrace to the vertical	The decision whether the bottom of the CRT (End of Frame) is reached or not is made internally in the Am2910, using its counter.

TABLE 6. DESCRIPTION OF THE MICROPROGRAM FOR THE CRT CONTROLLER (Cont.).

Micro- program Address	Low Order Am2911	High Order Am2911s	Am2910	Comments
D	$\overline{z}\overline{E}\overline{P}\overline{O}$ = LOW, therefore, output Y = 0. This is necessary to assure that C_{n+4} is LOW.	Same as at address 0.	Same as at address 0.	As we are at the End of Frame, the "First-Address-Register" contents (enabled by the Am2910's VECT output) is pushed onto the Am2911's file. Note that the Vertical Blanking Signal (VB) goes HIGH.
E	Same as al address B.	No change.	The internal counter is loaded with 146 to, supplied by the pipeline register. The next consecutive microstep is addressed.	(146 ₁₀ + 1) x 16 ₁₀ = 2352 ₁₀ equals the number of character periods during vertical reface. Loading 2352 ₁₀ directly into the Am2910's counter would requir 7 bits. Usinghia scheme we reduce the microprogram width
F	Courts.	No change.	With CCEN = 1.0W and CC = HIGH (supplied from a constant HIGH by the MUX), the next address (10 to 10	This is a proparatory step for th 2 step "Vertical Retrace" double nested loop.
10 _H	Counts, When feat count is reached, $C_{n+4} = \text{HiGH}$.	No change with $C_0 = LOW$; noncements with $C_0 + HGM$. This has no procedul affect as the Hd signal is HIGH and at the beginning of the next vable line, the correct address will be factored address 2 .	The MUX supplies the C _{0.44} could of the less appricate an experience of the could of the less appricate an experience of the could of the less appricate to the popular experience of the peptine register as the source of the next recommendations (10 ₁₄) being written labers, the stratecton wide the executed untal CE goes HIGH. Then the next consecutive less than extra consecutive less than extra consecutive less than the Am2910 internal PC.	Again, this is a possible way to divel on a cortain microstape wating a condition to change its status (like address 3 through). This is the mismal loop of a double-nested loop system.
11 _H	Courts	No change.	if the final count has been reached, the next micro- instruction will be addressed and the internal stack will be popped (adjusted). Otherwise, the next microinstruction and dress will be the one residing on the lop of the stack (which is 10 ₄₈).	This is the external loop of the double-nested loop system, which counts the versical retraintenual. By adding a single ne croinstruction the chip count was reduced.
12 _H	Counts.	No change.	Same as al address 1.	Reinitializes the Am2910 inter- counter with the number of character rows per frame.
13 _H	Counts.	No change.	Unconditional return from subroutine. (CCEN = HIGH).	End of "TENTH" subroutine at End of Frame (with vertical retrace).
GOBACI		No change.	Unconditional return from subroutine.	End of "TENTH" subroutine without vertical retrace.
15 _H "LASTA	Counts.	Pushes zero into file.	Unconditional return from	A one-line subroutine to reini- tialize character address to ze




Figure 25.




Figure 25. (Cont.)




Figure 25. (Cont.)




Figure 25. (Cont.)




Figure 25. (Cont.)

SUMMARY

The Am2910 provides a powerful solution to the microprogram monon sequence control problem. The Am2910 is a listed instruction set, 12-bit wide microprogram sequence. In addition, the Am2909, Am2911, Am29811A and Am29803A provide another solution to the microprogram sequencing problem. These devices are bit slice oriented and provide more potential flexibility to the microprogram sequencing solution. All of these devices are particularly well suited for the high performance computer control unit and structured state machine designs using overlap fetch of the next microinstruction – also referred to as instruction-disal-based microprogram architecture.

These Am2900 family microprogram control devices offer the highest performance LSI solution to the problem of microprogram control. They provide a number of conditional-branch source addresses as well as conditional-branch source addresses as well as conditional jump-to-subroutine and conditional-return instructions. In addition, several techniques for immed and unimed dooping are provided such that loops from one to several microinstructions can be executed. All of the devices described in this chapter are competitively price and currently available. In addition, all of these devices are available with specifications guaranteed over the hill commercial temperature range and power supply tolerance, as well as the full military section of the provinces under the provinces unde

APPENDIX A

Figure A1 shows the logic diagram of an Interface circuit used to connect the microprogrammed CRT controller to any Am9080A type processor. Sixteen address-lines, eight data lines, a memory-read, a memory write and an I/O write signal are assumed to be used in an active LOW polarity.

An AmSL\$2521 8-bit comparator is used to decode the addresses of the 2K by 8 character memory. This memory can be placed anywhere in the memory space in increments of 2K by using 5 DIP-switches. The comparator is enabled by the presence of either the MMR or the MMW signal. The output of this comparator is the HOST ACCESS signal.

The HOST ACCESS signal enables the two Am25LS240 buffers which connect the processor address bus to the character mem-

on address bus. It also enables one half of an Am25LS241 buffer transferring the MMR or MMR active LOW signal to the proper data buffer enable (Am25LS240's) and to the WE pins of the four Am3114 memories in case of a memory write operation. The CS of two of these memories are driven by A₁-buffe the CS of the other two memories are driven by A₁₀- thus forming a 2K by 8 memory space.

- An Am25LS2521 8-bit comparator is enabled by the VOW control line. If n matches the settings of the DIP switches at the B inputs of the comparator, an OUT n instruction will write the data into the
- Am25LS374 "First Address Register".

Figure A2 shows the complete wiring diagram of this interface circuit.




Figure A1. CRT Controller.

Flours A2 CBT Controller

APPENDIX B

C----

A software emulation of the CRT controller was written in BASIC-E and run on the System 29 support processor. Figure B1 is a printout of this program.

Notations

For reference purposes, each clock pulse (CP) in the program is numbered. The clocks are character-rate clocks. A subscript "10" signifies that this vanable belongs to the Am2910 (e.g. R10 = the contents of the Am2910 Register Counter) and similarly a subscript 11 signifies the Am2911 dependent variables (e.g. Y11 = the Y outputs of the two more significant Am2911s).

Usually the normal function names were used though for the active LOW functions the bar was deleted for simplicity. A 0 signifies always a LOW and 1 signifies HIGH. Other abbreviations used in the program:

MA = Microprogram Address (Y output of the Am2910)

CA = Character Address

PC = Program Counter (internal)
R = Register (internal)

F = File (internal)

SP = Stack Pointer (internal)

TENC = The Am25LS168 decade counter

L4B = The 4 least significant bits of CA (the Y outputs of

the less significant Am2911

CN = Carry-in into the less significant Am2911

CN4 = Carry-out from the less significant Am2911
CN4 = Carry-in to the next significant Am2911

I10 = The Am2910 instruction

HB = Horizontal Blanking signal (active HIGH)

VB = Vertical Blanking signal (active HIGH)

CRM = Maximum Clock Pulse (at which the program stops)

Description

The different groups and subroutines of the emulation program are as follows: (See Figure B1).

<1000 series: The microcode. Subroutine 50 is the Am25LS168 decade counter clocking routine.

TENTH is the RCO output of this device.

1000 series: This is essentially the Am2910 emulation.

Note the definition of the two functions
FINFAIL and FINFASS at the beginning of the program, compare to the Am2910 instruction
definitions in its data sheet.

2000 series: The Am25LS153 multiplexer emulation.

2500 series: The less significant Am2911 emulation. Note that the only input to this device is ZEROL.

CN and the Internal PC (called L4B) are controlled in the CI OCK Subroutine (4000 series).

3000 series: The two more significant Am2911's emulation,
So and S1 are treated as a single number
(ranging from 0 through 3) and denoted by

S11.

4000 series: The Clocking routine.
5000 series: The main emulation routine. It includes the
Am25LS2521 comparator routine and checks
the Clock Pulse against CPM to determine

end of run

end of run.

5500 series: Emulation parameter setup (initialization).

The starting and ending CP numbers, MA,

TENC, R10 and VECTOR (The "First Address

Register") can be set.
6000 series: Sets up the print-out parameters

7000 series: Printout subroutine

9000 series: Sets the program mode: RUN, PRINT or QUIT (return to CP/M)

The emulation was exercised to evaluate fifteen different performance aspects of the CRT Controller. The results indicated that in all cases, the design operated as desired.

```
# Form As if so the As if so th
    REH
     REV=12
     PRINT REV
     9000
                                          PRINT
                                          PRINT
                                        PRINT PRINT
                                        PRINT * A MICROPROGRAMMED CRT CONTROLLER EMULATION*
                                        PRINT
                                        PRINT
                                        BY MOSHE M. SHAVIT
                                        PRINT
                                        PRINT .
                                                                                                ADVANCED HICRO DEVICES'
FEBRUARY 27, 1978'
                                        PRINT .
                                          PRINT
                                                                                                                                                                                                                                   הולים "בנות המסב": בעת היוםנה
                                        PRINT
                                        TRINGPORTED LANG OF HIM BOTO 4000 NO CALLUS TO ALLIEU ALLI
                                        DEF FNFAIL=CCEN=0 AND CC=1 1800638800 YR321 WEST
DEF : FNPASS=CCEN=1 OR CC=0 9206 0000
   REM -
   REM
                                                                                                                  REM PROGRAM PARAMETERS (REMOVED REV 6)
                                        GOTO 6000
  REM
                                       C--REV 6

PRINT
PRINT
PRINT
INPUT "R-UN, P-RINT OR Q-UIT ":MODES
   REM
  REM
   REM
  9100
                                       INPUT 'R-UN, P-RINT OR Q-UIT '; MODES
IF LEM MODE=S=O THEN GOTO 9100
MODE=ASC(MODES)-79
IF MODE<1 OR MODE > 3 \
                                       RETURN
REM RUN
  REM
  9120
  REM
  9130
                                       PRINT
                                       INPUT 'PUT RESULTS ON FILE (O IF DIRECT PRINTOUT) = ";WFILES PRINT 'CP= ";CP; 'MA= ";MA; 'VECTOR= ";VECTOR; \
                                                                                 "CPM= ";CPM; ROW= ";24-R10
                                       "OPH" -;UFH; ROW- ,27 MA=0
INPUT 'INITIALIZE (Y OR N; CP,MA=0 IF N)";SS
                                                                               THEN GOSUB 5500 \ GOSTA REM . OO INIT. A STOLD TANKET HO
ELSE & CP=0 : MA=0 .3H GOSTA DILLO MITH TOTAL STOLD TO
                                        IF WFILES='0' \
                                                                                                                 GOTO 6010 \ REM DIRECT PRINTOUT
                                                                              THEN
                                                                                ELSE
                                                                                                                       FILE WFILES : GOTO 5000 REM MAIN -- 7 10 East 31
 REM
                                                                               FOR THI IN 2 s and O was to like the to the FOR FORMAR AND THE TRIPP PRINT THE TRIPP AND ALL CALCORS OF THE TRIPP
 9110
                                       REM
                                      PRINT
INPUT 'GET RESULTS FROM FILE=";RFILES
FILE RFILES

OCT 4 AND THE PRINT OF THE
REM
                                      REM PRINT PARAMETERS GET TA COMMAN AND ASTRONO ROBERTS OF
 6000
                                       PRINT
                                       PRINT "OUTPUT FORMATS:"
6010
                                                                                                                                                             Figure B1.
```

```
PRINT " A=CP AND CA ONLY"
PRINT " B=CP,CA,HB,VB,HA"
PRINT " C=CP,CA,HA,TENC,R10"
PRINT " D=ALL"
PRINT " D=ALL"
INPUT "FORHAT=";FORHATS TANDER TO THE PRINT TO THE
                            INPUT "FORMAT=";FORMATS
IF LEN(FORMATS)=0 THEN GOTO 6010
IF ASC(FORMATS)<00 RASC(FORMATS)>68 \
THEN PRINT FORMATS;" IS ILLEGAL" :\
GOTO 6010
                             PRINT
REM
6020
                           REM
IF UFILES NE '0' \
THEN CONTROLS='A':\
GOTO 6030

PRINT 'CLOCK CONTROL'

PRINT ' - A-CONTINOUS'

PRINT ' - A-CONTINOUS'

INPUT 'CONTROL - S-STEP'

INPUT 'CONTROLS - THEN GOTO 6020

IF ASC(CONTROLS)
THEN PRINT CONTROLS; IS ILLEGAL':\

PRINT GOTO 6020

PRINT
                             REM : IF WFILES NE *0* \
                            PRINT 'OUTPUT CONTROL'
PRINT ' A=AT EACH CP'
PRINT ' B=AT EVERY N-TH CP'
PRINT ' C=MANUAL CONTROL'
PRINT ' D=STARTING AT CPS AT EVERY CP'
PRINT ' E-STARTING AT CPS AT EVERY N-TH CP'
INPUT 'OUTPUT=';OUTPUTS'
IF LEN(OUTPUTS)=O THEN GOTO 6030
IF ASC(OUTPUTS)<65 OR ASC(OUTPUTS)>69 \
THEN PRINT OUTPUTS;' IS ILLEGAL':\
OC.CTL=ASC(OUTPUTS)-64
ON O.CTL GOTO 6030,6032,6090,6034,6036
INPUT 'N=';N
H=0
GOTO 6090
INPUT 'CPS= ";CPS
  REM
  6030
   6032
                                 INPUT "CPS= ";CPS
   6034
                                 GOTO 6090
   6036
                                  INPUT "CPS= ";CPS
                                REM
    6090
                                  ON FORMAT GOSUB 6190,6300,6200,6100 /. 0028 #0800 MSHT
                                  IF WFILEs=*0* THEN GOTO 5000 REM WHAIN ID
    REM
                                                                             PRINT .
                                  PRINT '
IF END 01 THEN 6910
FOR I=1 TO 2 STEP 0 REH DO UNTIL END OF FILE
READ 01; CP,R10,F1,SP10,PC10,Ca,HUX,CC,CCEN,HA,TENC,\
    6900
                                  F10(SP10)=F1
G0SUB 7000 REM PRINT -
G0SUB 5200 REM ESCAPE (REV 7) -
                                                                                                                               THE PARTY OF THE RESULTS FROM FILES SHEETINGS
                                   IF S=155 THEN PRINT:PRINT 'ABORTED AT ';CP': GOTO 6910 THE PRINT I
                                                                                                                                     Figure B1 (Cont.)
```

```
REM
6910
         BUT 100,12
                            REM PRINTER PAGE EJECT (REV 7)
          GOTO 9100
REM
6100
         PRINT 'CP', "R10', "F10', 'SP10', 'PC10'
PRINT 'CA', "MUX', 'CC', 'CCEN', 'MA'
PRINT 'TENC', 'CN4', 'F11', "HB', 'VB'
PRINT RETURN
         PRINT
6190
REM
         PRINT
6200
         PRINT "CLOCK", "CHAR.ADDR", "2910 REG.", "LINE CNTR.", "NEXT HA" RETURN
REM
6300
         PRINT
         PRINT "CLOCK", "CHAR.ADDR", "H.BLANKING", "V.BLANKING", "NEXT MA"
REM
REM
         REM PRINT SUBROUTINE
         ON Q.CTL GOTO 7010,7005,7002,7003,7004
7000
REM
          INPUT "OUTPUT (Y OR N)";S$
7002
          IF Ss="Y" \
                             GOTO 7010 \
                   THEN
                   ELSE . RETURN
REM
         IF CP<CPS THEN RETURN ELSE GOTO 7010
7003
REM
7004
          IF CP<CPS THEN RETURN ELSE GOTO 7005
                                                   REM
7005
         M=H+1
         M=H+1
IF M=N THEN M=0 : GOTO 7010 ELSE RETURN
REM
7010
         ON FORMAT GOTO 7100,7200,7300,7400
REM
                                     THEN PRENT MA: IS ILLEGAL *
         PRINT "CP= ";CP, "CA=" ";CA
7100
         RETURN
                                       Heat Canada : Team : TENTHER
REM
         IF HB=0 THEN HRS="L" ELSE HBS=" H" H* DEV; * MEDITED FINERAL THE
7200
         REM
         PRINT CP,CA,R10,TENC,HA Z ST WITH GAVE OF SCIONE AS RETURN TO THE STANDARD OF SCIONE AS RESERVED.
7300
REM
7400
         PRINT
         PRINT CP,R10,F10(SP10),SP10,PC10
         PRINT CA, MUX, CC, CCEN, MA
         PRINT TENC, CN4, F11, HB, VB
         RETURN
REM
REM
                   HAIN ROUTING : LE THE COAL : CU SHITUON HIAM
5000
         REH -
         REM
         GOSUB 4000
                                       CLOCK
                             REM
         REM FETCH MICROCODE
         ON MA+1 GOSUB 30.2.3.4.5.6.7.8,9,10,11,12,13,14,15,16,17,18,19,20,21,22
          GOSUB 2500
                             REM
                                       2911L
         GOSUB 3000
                                       2911H
                             REM
                                         Figure B1 (Cont.)
```

```
CA=Y11*16+L4B
                                                                            RFM
                                                                                                      CHARACTER ADDRESS
                                                                            REM
                                                                                                      COMPARATOR NEXT
                         IF Y11=120 AND TENTH=0 \
                                                                                                                              REM REV B
                                                   THEN
                                                                             COMPEO \
                                                   FLSE
                                                                             COMP=1
                         GOSUB 2000
                                                                             DEM
                                                                                                       HIIY
                          GOSUR 1000
                                                                             RFM
                                                                                                       2910
REM
                          REU A
                          IF WFILES="0" THEN GOSUB 7000 \ REM DIRECT PRINTOUT
                                                  ELSE PRINT #1;CP,R10,F10(SP10),SP10,PC10,CA,MUX,
                                                                             CC, CCEN, MA, TENC, CN4, F11, HB, VB
                          IF CONTROLS="B" THEN INPUT SS
                                                                                                                                REM
                                                                                                                                                          SINGLE STEP
                                                   CHECK END OF RUN
                          RFM
                           GOSLIR 5200
                                                                            REM
                                                                                                     FSCAPF (RFU 7)
                          IF S=155 THEN PRINT:PRINT "ABORTED AT ":CP : GOTO 5100
                                                                                                                                REM
                           IF CP<CPM THEN GOTO 5000
                                                                                                                                                          REPEAT MAIN
REM
5100
                           TE UFILES NE "O" THEN CLOSE (1)
                                                                          REM PRINTER PAGE EJECT (REV 7) ". "120.12" THERE
                           OUT 100.12
                          GOTO 9100
REM
                          5200 SUB REV 7
REM
 5200
                                                  ESCAPE SUBROUTINE
                          S=INP(97)
                           S=INT(S/2)
                           S=S/2-INT(S/2)
                           IF S NE O THEN S = INP(96)
 REM '
  5500
                           REM
                                                  INITIALIZATION
                           PRINT
                           SP10=1
                           PRINT "MA= ":MA
                           INPUT "NEW MA (Y OR %)":SS
  5505
                           IF 95="N" THEN GOTO 5510

IMPUT "HA=(O<=HA<22)"; HA

ARENT(HA)
                                                                                             CH FORMAT COTO 7100,7500 73:0,7450 .
                           IF MA<0 OR MA>21 \
                                                    THEN PRINT MA; IS ILLEGAL :\
GOTO 5505
                                                                                                                   PRINT "CPR ": CP, "CA= "; III
                            " MA=0 THEN TENC=0 : HB=1 : TENTH=1
 RFM
                           NT "HE OF THE RESERVE STATE THOSE "SECTION OF THE PROPERTY STATE THOSE THE PROPERTY SECTION OF THE PRO
  5510
                            INPUT "NEW VECTOR (Y OR N)":S$
                                                                                                                                                PRINT CP, CA, HRS, VBS, MA
   5515
                            IF SS="N" THEN GOTO 5520
                            INPUT 'VECTOR=(0<=VECTOR<120)'; VECTOR
                            VECTOR=INT(VECTOR)
                            IF VECTOR<0 OR VECTOR>119 \
                                                     THEN
                                                                              PRINT VECTOR: ' IS ILLEGAL' :\
                                                                               GOTO 5515
  REM
                                                                                                                      Print Br, 819, 810(8910), 9810.01
  5520
                            PRINT
                                                                                                                                                  PRINT CA, NUX, EC. CUI 1, MA
                            PRINT "CP= ":CP
                             INPUT "NEW CP (Y OR N) ";Ss
                                                                                                                                                PRINT TEND, CNA, FILL, HB, VB
                             IF ES='N' THEN GOTO 5530
                             INPUT *CP(>=0)= *;CP
   5525
                            CP=INT(CP)
                            IF CP<0 THEN FRINT CP; IS ILLEGAL : GOTO 5525
   SEM
                             PRINT
   5530
                                                                                                                                              HEM PETCH MICKGCOPF
                            IE 22=,N. IHEN 0010 2240 H38 0005 80509 IN- NEAL J. NEN CSH (A.O. N.). 122 NEAL FOR SHOWN 1-1- NEW 1-1
   5535
                                                                                                       Figure B1. (Cont.)
```

```
INPUT "CPH=(CP+1<CPH)";CPH
       CPM=INT(CPM)
       IF CPM<CP+1 THEN PRINT CPM; IS ILLEGAL"; CP= "; CP : GOTO 5535
REM
5540
       PRINT
        PRINT "TENC= ":TENC
        IF MA=0 THEN GOTO 5550
        INPUT "NEW TENC (Y OR N)":SS
5545
        IF SS="N" THEN GOTO 5550
        INPUT "TENC=(0<=TENC<10)";TENC
        TENC=INT(TENC)
        IF TENC<0 OR TENC>9 \
                        PRINT TENC; IS ILLEGAL :\
                        GOTO 5545
        IF TENC=9 THEN TENTH=0 ELSE TENTH=1
REM
5550
       PRINT
       PRINT 'R10= ":R10
5555
        INPUT "NEW R10 (Y OR N)";SS
        IF SS="N" THEN GOTO 5560
        INPUT "R10 (0<=R10<25)=";R10
        R10=INT(R10)
       IF R10<0 OR R10>24 THEN PRINT R10; IS ILLEGAL : GOTO 5555
REM
              15-1
5560
       RETURN
REM
REM
REM
       I10=6 G=112
30
       CCEN=0
       ZERGHEJ E=XUM
       S11=3 = 10.55
       FE=0
        ZEROH=1
       ZEROL=0 0:50
       CN=0 (5 = 19
       HB=1 . REM
                        REV 2
       VB=0
       PL=0 1=011
        RETURN := MEDO
              0=118
       I10=12 (=33
       S11=0 THORAK
     FE=103 80800
       ZEROH=1 DEFU
       ZEROL=0 S=19
       CN=0 promise
       HB=1 REM
                        REV 2
       VB=0 9-011
PL=23 0-119
RETURN 0-24
REM
       I10=14
3
       S11=2 14/3
       FE=1 :: 40.200
        ZEROH=1 0=60
       ZEROL=0
CN=1
HB=1 REM
                        REV 2
       VB=0 0-0/I
       RETURN
       110=3 E=112
                                  Figure B1 (Cont.)
```

	CCEN=0		- H90:* REH:1+9	DISERT TURKE	
	MUX=1		9	110=1 THE MAD	
	S11=0		HEN PRINT COMPT IN ILL	CCEN=O 193 41	
	FE=1			MUX=0	
	ZEROH=1			S11=0 TMT:19	
	ZEROL=1		*; TENC	FE=1 ZEROH=1	
	CN=1 HB≃O		กซาส ความ		
	VB=0		4 6 43 44 83 43 CH	ZEROL=1 CN=1	
	VB=0 PL=3		N 601.0 5350	GOSUB 50 REM	TENC
	RETURN		90 - THE HT LT LC LD THE HT => 0		
REM	NC TONIC		* A . A . A . A . A . A . A . A . A . A	2000000	
5	I10=3		TENDY Y	RETURN	
	CCEN=0		REM		
	MUX=1		INTERPRETABLE OF THE PERSON OF THE	110=1 HET ST	
	S11=0			CCEN=U	
	FE=1			MUX=2 34199	608
	ZEROH=1		Threat Garabin;	S11=0 FE=1 4 THERS	
	ZEROL=1		0 (Y OR N)*:55	ZEROH=1 TURNI	2222
	CN=1		M COTO Shap	ZEROL=1 22 31	
	HB=0		d=R10<25)=1;R10	CH=1 TUSHI	
	VB=0			GOSUR 50 -619	
	PL=4		10:24 THEN PRINT R. C. !	VB=0	
REM	RETURN			PL=21	
6	I10=3			RETURN MEST	
•	CCEN=0		REM .	หลบา ธ.ศ	
	MUX=1		11	I10=3	F
	S11=0			CCEN=0	
	FE=1			MUX=1	
	ZEROH=1			S11=0 0=011	
	ZEROL=1			FE=1 0×11:33	
	CN=1			ZEROH=1 CHXUM ZEROL=1 CHXUM	
	HB=0				
	VB=0			CN=1 0=31 GOSUB 50	
	PL=5			ZERUL-0 0=8V	
REM	RETURN			PL=10 OFHS	
7	I10=3		, c nad	RETURN 1991	
•	CCEN=0		REM	044	
	MUX=1		12	I10=3 0=J9	
	S11=0			CCEN=1'INUTER	
	FE=1			S11=0	42.1
	ZEROH=1			FE=1 SIMOII	
	ZEROL=1			ZEROH=1	
	CN=1			GOSUB 501=37	
	HB=0			PL=2 04 JD935	
	VB=0			RETURN 0=10	
	PL=6		REM	KETUKK INCH	
REM	RETURN		13	I10=9 0=80	
8	I10=3			811=0 85-J9	
В	CCEN=0			FE=0 FREM	REV S
	MUX=1			ZEROH=1	
	S11≃0			ZEROL=1 -011	
	FE=1			CN=1 S=112	
	ZEROH=1	4		GOSUB 50	
	ZEROL=1			VB=0 1 - 77.35	
	CN=1			PL=20	
	HB=0			RETURN	
	VB=0		REM		
	PL=7		. 14	I10=6 CCEN=0	
	RETURN			MUX=3	
		_	I P4 (0)	S11=3 E=011	
		F	Igure B1 (Cont.)	J-A-0	

```
FE=0
                                                                               REM
                                     ZEROH=1
                                     ZEROL=0
                                     GOSUB 50
                                     VB=1
                                     RETURN
                                     I10=12
                                                                                REM
                                                                                                                            REV 10
                                     S11=0
                                     FE=1
                                                                               REM
                                                                                                                          REV 10
                                     ZEROH=1
                                     ZEROH=1
                                                                                                                            REM
                                     G08UB 50
                                     VB=1
                                      PL=119
                                     RETURN -
                                      I10=4
                                      CCEN=0
                                     MUX=3
                                      S11=0
                                      FE=1
                                      ZEROH=1
                                      ZEROL=1
                                      CN=1
                                      GOSUB 50
                                      VB=1
                                      RETURN
                                      I10=3
                                        CCEN=0
                                      MUX=1
                                        S11=0
                                      FE=1
                                        ZEROH=1
                                        ZEROL=1
                                        CN=1
                                        GOSUB 50
                                                                                                      E 201 d'ALAUS ESTENO DE SU ARRO DE SU
SESTIMA LE SESTIMA DE SUSSESSIONES
ELLORELINATE DE SUSSESSION DE SUSSESSIONES
EL CONTROLLES DE SUSSESSION DE SUSSESSIO
                                      VB=1
                                      PL=16
                                        RETURN -
                                        I10=8
                                        S11=0
                                        FE=1
                                         ZEROH=1
                                        ZEROL=1
                                         CN=1
                                        GOSUB 50
                                         VB=1
                                        RETURN
REM
                                         I10=12
                                         S11=0
                                        FE=1
                                         ZEROH=1
                                         ZEROL=1
                                         CN=1
                                         GOSUB 50
                                         VB=1
                                         PL=23
                                         RETURN
REM
                                          I10=10
                                                                                                                                                                               Figure B1 (Cont.)
```

REM 15

REM

REM 16

REM 17

REM 18

19

20

```
CCEN=1
        S11=0
        FF=1
        ZEROH=1
        ZEROL=1
        CN=1
        GOSUB 50
        VB±1
        RETURN
REM
21
      - I10=10
        CCEN=1
        S11=0
        FE=1
        ZEROH=1
        ZEROL=1
        CN=1
        GOSUB 50
        VB=0
        RETURN
REM
22
        I10=10
        CCEN=1
        FE=0
                         REM
                                  REV 9
        ZEROH=0
        ZEROL=1
                         REM
                                  REU 9
         CN=1
        GOSUB 50
         VB=0
        RETURN
 REM
 50
         REM TEN-LINE-COUNTER CLOCKING SUBROUTINE
         IF HB=1 THEN RETURN
         HB=1
         TENC=TENC+1
         IF TENC=9 THEN TENTH=0 ELSE TENTH=1
         IF TENC=10 THEN TENC=0
         RETURN
 REM
         PUSH AND POP SUBROUTINES REMOVED REV 3
 1000
                 2910 INSTRUCTIONS SUBROUTINE
         ON I10+1 GOTO 1100,1110,1120,1130,1140,1150,1160,1170,1180, No.
         1190,1200,1210,1220,1230,1240,1250
 REM
 1100
         REM
                  JΖ
         MA=0
                 REM
                          2910 Y
         SP10=0
                 REM
                          2910 STACK POINTER (=0 REV 3)
         RETURN
 REM
                  CJS
 1110
          REM
          IF FNFAIL \
                  THEN
                          MA=PC10 \
                          MA=PL :\
                  ELSE
                                                                Ito-13-y-1
                          PUSH=1
                                           REM
                                                    REV 3
          RETURN
 RFM
                  JHAP
 1120
          PRINT "JMAP NOT PROGRAMMED"
          RETURN
 REM
                  CJP
 1130
          REM
                  THEN
                           MA=PC10 \
                  ELSE
                           MA=PL
          RETURN
                                     Figure B1 (Cont.)
```

REM								MEH
1140	REM PU					20.77		0221
	IF FNPASS	THEN R10=P	L REM	LO	AD COUNTER	14 154 8		
	MA=PC10			_				11.75
	PUSH=1	REM	REV	3				
REM	RETURN							1154
1150	REM JS			.2400.	00.22.0 33.0			
1130	PRINT "JSR		DAMMET.					
	RETURN	r NOI FROD	KHIIIED			10.		6013
REM	ne rom							
1160	REM CJ	U						
	IF FNFAIL							
	A. V. a. TH	EN MA=P	C10 \					
	EL	SE MA=V	ECTOR -					
	RETURN.				7.6-0			
REM					110	1 693		
1170	REM JR							
	IF FNFAIL						3160 31	23:00
		EN MA=R10	,		/ / 0="	e want		0.55
		SE MA=PL			1=0	3 38 2		
REM	RETURN							
1180	REM RF							
1100	IF R10=0 \						1-37	0645
	TH		C10 :\					
		POP=	1 \					16.377
	EL	SE MA=F	10(SP10	/: (Pt 2 3
		R10=	R10-1	12, 11	PC THOCYTRUM	115 16/91		
	RETURN				0.487			
REM								
1190	REM RP							
	IF R10=0 \							
	TH		C10 \		•			
	EL.		L :\ R10-1	1327 82		0.3.3 Y 18		
	RETURN	K10=	K10-1	0005,0		C 77		
REM	KETUKK					M 3117 Oct		
1200	REM CR	TN					MILLIE .	
1200	IF FNFAIL							
	TH		C10 \					3100
	ÉL		10(SP10) :\				
		POP=		RE	M REV 3			
	RETURN							9500
REM								
1210	REM CJ	PP						
							219-114 PhuTU1	2350
	PRINT CJP	P NOT PROG	RAMMED"					
DEM	RETURN					1 2	IF IIUs	3-100
REM 1220	REM LD	O.T.			RUTUTURETY	H-2-11		
1220	REM LD	CI						
	MA=PC10							
	RETURN							MSW
REM	KLIOKK							#53.1
1230	REM LO	OP .				CLUCK SE	M.3d	
	IF FNFAIL	`		14				
	TH	EN MA¤F	10(SP10) N	1-110 1 0-a	SHI WELL	1	
	EL		C10 :\					
		POP=	1	RE	M REV 3		-4-12 31	
DEM	RETURN							
REM	REM CO	NT				III HOST		
1240	MA=PC10							9.59
	RETURN		() F	lgure 81. (Cont.)			

```
REM
1250
               TUB
       PRINT 'THE NOT PROGRAMMED'
       RETURN
REM
REM
               MUX SUBROUTINE
2000
        ON MUX+1 GOTO 2100,2200,2300,2400
RFM
        IF TENTH=0 \
2100
                       CC=0 \
               THEN
               ELSE
                       CC=1
                                                          / 1.0947 11
        RETURN
REM
                                           TREM HARVECTOR
2200
        IF CN4=0 \
                       CC=0 \
               THEN
               ELSE:
                       CC=1
REM
2300
        TE COMP=0 \
                       CC=0 /
               THEN
               ELSE
                       CC=1
        RETURN
RFM
                                                     F.N 610=0 .
2400
        CC=1
        RETURN
                                                         M 1111.
REM
REM
2500
               LEAST SIGNIFICANT 2911 (2911L) SUBROUTINE
        IF ZEROL=0 THEN L4B=0
        RETURN
 REM
 REM
 REM
 RFM
 3000
                MORE SIGNIFICANT 2911S (2911H) SUBROUTINE
        ON S11+1 GOSUB 3100,3200,3300,3400
        IF ZEROH=0 THEN Y11=0
        RETURN
 REM
                                TE FETATE V.
THE MARTEST V.F.
 3100
         Y11=PC11
         RETURN .
 REM
 3200
         Y11=R11
         RETURN
                          49E3 KEM 49E3 M34
 REM
 3300
         Y11=F11
                                       PRIME "Cles NOT BROSEWHED"
         RETURN
 REM
         IF I10=6 \
 3400
                THEN
                        Y11=VECTOR \
                ELSE
         RETURN
 REM
 REM
 4000
                 CLOCK SUBROUTINE
                    REMOVED REV. 4
 REM
         IF CN=1 THEN L4B=L4B+1
         IF CN=1 THEN L4B=L4B+1
IF L4B>15 THEN L4B=0 & CN4=1 ELSE CN4=0
         IF CN4=1 \
                 THEN
                         PC11=Y11+1 \
                 ELSE
                        PC11=Y11
         IF FE=0 THEN F11=PC11
         <--REV 3
 REM
                                Figure B1 (Cont.)
```

a fin physicillon (a control of the	IF POP=1 \ THEN IF SP10<0 \ THEN	PRINT *2910 STA SP10=SP10-1 :\ PDP=0 PRINT *POP EMPT SP10=0 REM REV 4	CK FULL * :\ Y FILE? *;CP	nila in ja tan aleb ta tipase etimose erilari en lan egipen basilinasi	
REM	Paris version	Figure I	B1 (Cont.)		
		.[100	7	
	, , , , , , , , , , , , ,				
	20 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
	3 - 45	A CA	+ 141		7
				The same	
		9.5	T Shew 11	7±A7	
	907 FRED. (MHz)	2391 001 18 7 6 1		GON RANGE TIME	
	10 85024	0.0 . A H H F		0741 dr.46	
	9.002.16	ru i i i i i i	-120 130 1 - 120 1	24 Y 22 105	
	5 376			sia i sr.a:	
	8,200.0	- 6.0		A-3 21-12	

APPENDIX C

A simple circuit was designed to accommodate five different display formats and also to comply with the European 50Hz TV standard. Figure C1 is the circuit diagram of this additional circuit.

The following parameters change when the format is changed:

1) The number of characters/line.


- 2) The number of lines/frame.
- The number of characters to display (i.e., the address of the last character).
- The line frequency and therefore the dot frequency.

The number of characters line is counted by the least significant Am2911 sequencer via the microcode. Therefore, the microcode can be changed to change the number of characters/line. The number of lines/frame is counted by a constant, loaded into the Am2910 internal counter by the microcode. The microcode can be changed to vary the number of lines/frame.

1=112019 31

The scan is reinitialized to zero when the last address +1 is attained. U_g (Am25LS2521) detects this address by comparing bits A_g through A₁₀ of the character address bus to a constant supplied to its B inputs. A table listing these constants is shown in Figure C1. By setting the DIP switches according to that table, the character scan will reinitialize correctly. The same constant is routed through one half of an Am25LS240 (U24) to the internal data bus. Afterioprogram address zero, a JUMP MAP instruction enables these outputs thereby putting a starting address on the bus according to the table in Figure C1.

The microprogram is shown on Figure C2.



Flaure C1.

```
A>TYPE CRT.DEF
CRT DEFINITION FILE
; BY MCSHE M. SHAVIT
REV 2 3/8/78
TITLE
           CRT CONTROLLER -- DEFINITIONS
           24
WORD
                      1 VB#1,23X
FF.
           DER
           TEF
                      1X.1VE#1.22X
ZEROE:
                     4X,4VH#,16X

9X,1VB#1,14X

10X,1VB#1,13X

11X,1VB#0,12X

12X,1VB#0,11X

13X,1VL#,10X

14X,B#10,6X

14X,B#10,6X

14X,B#10,6X

14X,B#11,6X

14X,B#11,6X
S11:
           DEF
                      2X.2V%:Q#.20X
112:
           DEF
CN:
           DIF
ZERCI:
           T.E.
VB:
           DEF
PP.
           DIF
           DEF
CCEK:
MIIX 3:
           CEF
MUX1:
           DEF-
           DEF
MUX2:
           DEF
MIX3:
PL:
           DEF
L: 1 2 ECU
                      B#1
H . 7 3 -
           EQU A
                      B#1, B#1, B#00, 5X, B#1, B#1, B#0, B#0, 1X, 2X, 8X
B#1, B#1, B#00, 5X, F#1, B#1, B#0, F#1, 1X, 2X, 8X
COUNTE: DEF
                      B#1,B#1,B#00,5X,B#1,B#1,B#1,B#1,1X,2X,8X
COUNTY: LEF
      Figure C2. AMDASM Definition and Assembly Files for the CRT Controller.
END
```

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
                                                    $6/477 2 7412
20/477 2 7413
414 2011191441 1431
CRT CONTROLLER
        CFT CONTROLLER MICROPROGRAM
        FEY MOSHE M. SEAVIT
        REV 2 5/3/76
 9999
                I10 E#2 ; JUMP MAP
                 24 ROWS 80 CHARACTERS 60 F/S
          2486: I10 HW6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L & / CN L & HB H & VB
 0001 S2480:
                  110 H#C & S11 0 & FE & ZEROH & ZEROL L & CN L & HB H &
           /VB & PL D#23
  0003 H2480: I10 B#E & S11 2 & FE & ZEROH & ZEROL L & CN & HB H & VB
                  110 HHE 6 511 2 & FE 6 ZEROH 6 ZEROL I 6 CN 6 HB H 6 VB
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT 6 PL 5
110 HH3 6 CCEN L 6 HU10 6 COUNT B FL 1
110 HH3 6 CCEN L 6 HU10 6 COUNT B FL LASTA
110 HH3 6 CCEN L 6 HU11 6 COUNT B FL LASTA
110 HH3 6 CCEN L 6 HU11 6 COUNT B FL 5
110 HH3 6 CCEN L 6 HU11 6 COUNT B FL 5
110 HH3 6 SCEN L 6 HU1 6 COUNT B FL 5
110 HH3 6 SCEN L 6 HU1 6 COUNT B FL 5
110 HH3 6 SCEN L 6 HU1 6 COUNT B FL 5
  0004
  0005
  9996
  6007
  9668
  8889
  4699
  4399
  000C
  GCCD T2480: I10 HM9 & S11 Ø & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOP
 A CK
  000E
                   I10 B#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
          / HB H & VB H
            110 EMC & S11 0 & FE & ZEROH & HE E & VE H & PL D#146

110 EM & CCEN L & HUX3 & COUNTY

110 EM & C COUNTY & COUNTY & PL $

110 EM & C COUNTY & PL D#23
  2999
  8818
  0011
  6912
  0013
                   110 HMA & CCEN H & COUNTY
   0015 GOBACK: 110 H#A & CCEN H & COUNTH
0016 LASTA: 110 H#A & CCEN H & COUNTH
  9016 LASTA: 110 HWA & CCEN H & FE L & ZERCH L & ZEROL & CN H & HB H & VB
                     vigwe Dz. Asidicala Delicijon and Assensity Physics on CR Consider
                    24 ROWS 64 CHARACTERS 60 F/S
   0017 $2464: I10 8#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
            / CN L & HB H & VB
I10 H#C & S11 0 & FE & ZEROH & ZEROL L & CN L & HB H &
             /VB & PL D#23
   110 H#3 & CCEN L & HUX1 & COUNTH & PL $
   9929
   0021 I10 BM3 & CCEN B & S11 0 & FT & ZEROH & HB H & VB & PL M2464
0022 T2464: I10 BM9 & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOB
  ACK
   0023
                   I 10 H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
             / BB H & VB H
                110 HMC & S11 0 & PE & ZEROH & HB H & VB H & PL D#122
   9924
                     110 H#4 & CCEN L & MUX3 & COUNTY
110 H#3 & CCEN L & MUX1 & COUNTY & PL $
   0025
   9926
                     I 10 HAB & COUNTY
   0027
```

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
CRT CONTROLLER
  0026
                                                    I10 H#C & COUNTY & PL D#23
  8829
                                                   I10 E#A & CCEN H & COUNTY
                                                   24 ROWS 32 CHARACTERS 60 F/S
  002A 52432: 110 HW6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L & / CN L & HB H & VB
                                        I 10 H#C & S11 Ø & FE & ZEROH & ZEROL L & CN L & HB H &
                               /VB & PL D#23
  002C M2432: I10 HWE & S11 2 & FE & ZERCH & ZEROL L & CN & HB H & VB
                                                    110 H#3 & CCPA L & MUXI & COUNT & PL $
110 H#3 & CCPA L & MUXI & COUNT & PL $
110 H#3 & CCPA L & MUXI & COUNT & PL $
110 H#3 & CCPA L & MUXI & COUNT & PL $
110 H#3 & CCPA L & MUXI & COUNT & PL $
110 H#3 & CCPA L & MUXI & COUNT & PL LASTA
110 H#3 & CCPA L & MUXI & COUNTH & PL LASTA
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & COUNTH & PL $
110 H#3 & CCPA L & MUXI & 
  002D
  662E
  265E
   0030
   0031
  6635
  0033 T2432: 110 H#9 & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOB
ACK
                                                     ILC H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
  0034
                              / BB H & VB H
                            110 B4C & S11 0 & FE & ZEROH & BB H & VB H & PL D#74
110 B44 & CCEN L & MUXI & COUNTY & PL $
   0035 .
  0036
   0037
   0038
                                                     I10 H#8 & COUNTY
                                                     I10 B#C & COUNTY & PL D#23
   0039
   003A
                                                     I10 H#A & CCEN E & COUNTY
                                          16 ROWS 32 CHARACTERS 60 F/S.
                                                    I10 HWG & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
   0031 S1632:
                              / CN L 6 HB H 6 YB
110 HWC 6 S11 0 6 FE 6 ZEROH 6 ZEROL L 6 CN L 6 HB H 6
                                /VB & PL D#15
   003D M1632: 110 H#E & S11 2 & FE & ZEROH & ZEROL L & CN & HB H & VB
003E 110 H#3 & CCEN L & MUX1 & COUNT & PL $
                                                 110 8#3 & CCEN L & HUX1 & COUNT & PL $
110 8#3 & CCEN L & HUX0 & COUNT & PL $
110 8#1 & CCEN L & HUX0 & COUNT & PL T1632
110 8#1 & CCEN L & HUX2 & COUNTH & PL LASTA
   003F
   0046
   2042 110 HM3 & CCEN L & HUX1 & COUNTH & FL & HB & VB & PL H1632 8044 T1632: 110 HM9 & S11 00 FF & SEROH & SEROH & CEROH & FE & DECH & HB & VB & PL H1632 HB & VB & PL H1632 HB & VB & FF & CEROH & SEROH & CRED & CON H & HB & VB & PL GOD
ACK .
                                   110 HWG & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &.
   0045
                              / BB H & VB H
                     110 H#C & S11 0 & PE & ZEROH & HB H & VB H & PL D#250
   0046
                                                110 H#4 & CCEN L & MUX3 & COUNTY
110 H#3 & CCEN L & MUX1 & COUNTY & PL $
   2247
    20046 110 BW3 & CCEN L & MUX1 & COUNTY & FL ?
8049 110 BW8 & COUNTY & FL DW48
8044 110 BW6 & COUNTY & FL DW48
8048 110 BW6 & COUNTY & FL DW48
804E 110 RW3 & CCEN L & MUX1 & COUNTY & FL $
804E 110 RW3 & CCEN L & MUX1 & COUNTY & FL $
804F 110 BW6 & COUNTY & FL DW15
804F 110 BW6 & COUNTY & FL DW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & CCEN L & WUX1 & COUNTY & FL BW15
804F 110 BW6 & COUNTY & FL BW15
804F 110 BW6 & COUNTY & FL BW15
804F 110 BW6 & COUNTY & FL BW15
804F 
   0048
0049
   004A
 004B
004C
004D
   004E .
           Ct 1 67 2 H 45 3 H 40 3 10 15 3 P. 12 2
```

```
AMDOS/29 AMDASH MICRO ASSEMBLER. VI.1 1.17 .RESEMBLER 03744 MERSEMA COT 1 .-
CRT CONTROLLER
 2050 S1616: - I10 B#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
            / CN L & BR H & VB
                     110 H#C & S11 0 & PR & ZEROH & ZEROL L & CN L & HB H &
            /VB & PL D#15
                    ILE BRE & S11 2 & FE & ZEROH & ZEROL L & CN & HB H & VB
ILE BRS & CCEN L & MUXI & COUNT & PL $
ILE BRS & CCEN L & MUXI & COUNTH & PL T1616
 0052 H1616:
 0053
 0054
                     110 B#1 & CCEN L & HUX2 & COUNTH & PL LASTA
 9855
                     I 10 HW3 & CCEN L & MUI 1 & COUNTH & PL $
110 HW3 & CCEN H & S11 0 & PE & ZEROH & HB H & VB & PL M1616
  P056
  9955
  2258 T1616:
                    IN HAS & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOR
ACK
  0059
                     110 BWG & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
            / HB H & VB H
  9951
                     IIO H#C & S11 0 & PE & ZEROH & HB H & VB H & PL D#203
                     I10 H#4 & CCEN L & MUX3 & COUNTY
I10 H#3 & CCEN L & MUX1 & COUNTY & PL $
  005B
  005C
                                                                   NTV & PL $ 3
                     110 B#8 & COUNTY
  005D
                      110 H#C & COUNTY & PL D#15
  005E
  605F
                      110 H#A & CCEN H & COUNTY
  BOFB
                                  H#070 ;24*80
                                                                        GGEG
                      110 H#3 & CCEN H & PL S2480
                                                                   H#0F3 ;24*64
  00F3
                      ORG
  0073
                      I10 E#3 & CCEN H & PL S2464
  00F9
                                  H#CF9
                                               :24*32
  DOPS
                      110 H#3 & CCEN H & PL S2432
  GOFB
                                  E#0FB ;16*32
                      110 HW3 & CCEN H & PL S1632 EARL & J 18300 & 504 SET - SCOTE STIE
  ØØFB
                                                      $1632 $104 $ J NETO 8 284 $ J NO V
   00FD
   ØØFD
          :50 P/S ROUTINES
   0120 S2480E: I10 HWE & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
              / CH L & HB H & VB
                       110 HMC & S11 0 & FE & ZEROH & ZEROL L & CN L & HB H &
              /VB & PL D#23
  /YB & PL DW23

110 BW5 & SC DW2 & STEROH & ZEROH & ZEROL L & CN & EB H & YB

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & MUII & COUNT & PL &

110 BW5 & CCEN L & HUII & COUNT & PL &

110 BW5 & CCEN L & HUII & COUNT & PL &

110 BW5 & CCEN L & SUI 0 & FF & ZEROH & BW5 & FL M2480E

110 BW5 & CCEN L & SUI 0 & FF & ZEROH & BW5 & FL M2480E

110 BW5 & CCEN H & SUI 0 & FF & ZEROH & BW5 & FL M2480E

110 BW5 & CCEN H & SUI 0 & FF & ZEROH & BW5 & FL M2480E

110 BW5 & CCEN H & SUI 0 & FF & ZEROH & BW5 & FL M2480E
  ACK
```

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
CRT CONTROLLER
alan
              I 10 H#6 & CCEN L & MUI3 & S11 3 & FE L & ZEROH & ZEROL L &
        / HB H & VB H
@10E
              I 10 HaC & S11 0 & PR & ZEROH & HR H & VR H & PL D#200
                                                                      : ITERATES
201 TIMES
              I10 H#4 & CCEN L & HUX3 & COUNTY
I10 H#3 & CCEN L & HUX1 & COUNTY & PL $
010F
a11a
              110 H#C & COUNTY & PL D#239
Ø111
              I10 EWC & COUNTY & PL D#239
I10 E#4 & CCEM L & MUX3 & COUNTY
I12 E#3 & CCEM L & MUX1 & COUNTY & PL $
0112
0113
0114
0115
              110 H#C & COUNTY & PL D#23
0116
0117
       24 ROWS 64 CHARACTERS 50 F/S
0118 $2464E: I10 E#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
        / CN L & HB H & VB
              I 10 H#C & S11 0 & FE & ZEROH & ZEROL L & CN L & HB H &
        /VB & PL D#23
110 HM 1 & CCEN L & HUIZ & COUNTH & FL T23674
110 HM 1 & CCEN L & HUIZ & COUNTH & FL LASTA
110 HM 3 & CCEN L & HUIX & COUNTH & FL $\frac{1}{2}$
110 HM 3 & CCEN L & SI 1 0 & FF & ZEROH & HB H & VB & FL M2464E
0120
0121
0122
0123 T2464E: 110 H#9 & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOB
ACK
0124
             I10 H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
        / HB H & VB H
0125
              110 H#C & S11 0 & FE & ZEROH & HB H & VB H & PL D#200
              I10 EN4 & CCEN L & MUX3 & COUNTY
0126
              110 H#3 & CCEN I & MUX1 & COUNTY & PL $
6127
0126
            110 EMC & COUNTY & PL D#167 ;369
110 EM4 & CCEN L & MUX3 & COUNTY
110 EM3 & CCEN L & MUX1 & COUNTY & PL $
             I10 H#C & COUNTY & PL D#167
Ø129
Ø12A
.@12B
Ø12C
        I10 H#8 & COUNTY
           I10 E#C & COUNTY & PL D#23
I10 E#A & CCEN E & COUNTY
012D
012E
             24 ROWS 32 CHARACTERS 50 F/S
012F S2432E: 110 H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
       / CN L & HB H & VB
I10 HMC & S11 0 & FE & ZEROH & ZEROL L & CN L & HB H &
0130
       /VB & PL D#23
Ø136
             IIØ H#3 & CCEN L & MUXI & COUNTE & PL $
```

Figure C2 (Cont.)

```
AHDOS/29 AHDASH HICRO ASSEMBLER, V1.1
CRT CONTROLLER
 0137 . 110 843 & CCEN H & S11 0 & FE & ZEROH & HB H & VB & PL M2432E
0138 72432E: 110 849 & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL COB
ACK
  0139
                              110 B#6 & CCEN L & MUX3 & S11 3 & FR L & ZEROH & ZEROL L &
                 / HB H & VB H
                             110 B#C & S11 0 & PE & ZEROH & HB H & VB H & PL D#224
 Ø134
                             110 H#4 & CCEN L & MUX3 & COUNTY
110 H#3 & CCEN L & MUX1 & COUNTY & PL $
  Ø13B
  Ø13C
                             110 H#S & CCEN L & MUX1 & COUNTY & PL $
110 H#S & COUNTY & PL D#23
110 H#A & CCEN H & COUNTY
  Ø13D
  Ø13E
  Ø13F
                       16 ROWS 32 CHARACTERS 50 F/S 1 14 8 7 15 1 3 1 A 311
  8148 S1632E: I18 EWE & CCEN L & MUX3 & S11 3 & FR L & ZEROH & ZEROL L &
                 / CN L & HB H & VB
                            IN BUC & SIL O & PE & ZEROB & ZEROL L & CN L & HB H &
                 /VB & PL D#15
  6142 M1632E: I16 H#E & S11 2 & FE & ZEROH & ZEROL L & CN & HB H & VB
                          118 H#3 & CCEN L & HUL1 & COUNT & PL $
118 H#3 & CCEN L & HUL1 & COUNT & PL $
118 H#3 & CCEN L & HUL1 & COUNT & PL $
118 H#3 & CCEN L & HUL2 & COUNTE & PL $
118 H#3 & CCEN L & HUL2 & COUNTE & PL LASTA
118 H#3 & CCEN L & HUL2 & COUNTE & PL LASTA
118 H#3 & CCEN L & HUL1 & COUNTE & PL STA
  Ø143
   9144
   0145
 · 0146
                              110 HPS & CCEN L & MULI & COUNTH & PL $
110 HPS & CCEN H & S11 0 & FE & ZERON & HB H & VB & PL M1632E
110 HPS & S11 0 & FF L & ZERON & ZERO & COUNTH & FE & VB & PL M1632E
  6147
   0148
   0149 T1632E: 110 H#9 & S11 0 & FE L & ZEROH & ZEROL & CN H & HB H & VB & PL GOB
 ACK
  Ø14A
                             IIO H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
                 / HB H & VB H
                           IIO HOC & S11 0 & PE & ZEROH & HB H & VB H & PL D#250
   014B
   014C
                       116 E#3 & CCEN L & MUX1 & COUNTY & PL & TES & E ST SEE STEEL
                              IIO H#4 & CCEN L & MUX3 & COUNTY
  Ø14D
   014E
                              I10 H#8 & COUNTY
                          - I10 H#C & COUNTY & PL D#223 61 ;475 7 8300 & 5.4 917
   Ø14F
                              110 BM4 & CCEN L & MUX1 & COUNTY & PL $10 2 2 4 4 5 110 BM8 & CCEN L & MUX1 & COUNTY & PL $10 2 2 4 4 5 1 110 BM8 & COUNTY
   0150
   £151
                              110 BMS & COUNTY & PL DW15 & LANK & AND A END OF THE STREET OF THE STREE
   0152
                          I10 B#8 & COUNTY
   Ø153
   Ø154
                         16 ROWS 16 CHARACTERS 50 F/S 2013 1 1000 2 204 511
                                                                                                       1 7/273 2 804 811
1138 65 868 811
   0155 S1616E: I10 H#6 & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
                 / CN L & HB H & VB
    Ø156
                              I10 HWC & S11 0 & PE & ZEROH & ZEROL L & CN L & HB H &
                   /VB & PL D#15
    0157 M1616E: I10 B#E & S11 2 & FE & ZEROH & ZEROL L & CN & HB H & VB
   ACK
                              IIO BNG & CCEN L & MUX3 & S11 3 & FE L & ZEROH & ZEROL L &
   015E
                   / BB H & VB B
   Ø15F
                               110 H#C & S11 0 & FE & ZEROH & HB H & VB H & PL D#200
110 H#4 & CCEM L & HUX3 & COUNTY
110 H#3 & CCEM L & HUX1 & COUNTY & PL $
110 H#6 & COUNTY
   0160
   Ø161
   e162 ·
                                                                         I E POD A LETON E CON A DE
```

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
CRT CONTROLLER
        I10 HMC & COUNTY & PL DM121 ;323

110 HM4 & CCEN L & MUX3 & COUNTY

110 HM3 & CCEN L & MUX1 & COUNTY & PL $

110 HM8 & COUNTY
0163
Ø164
0165
Ø166
Ø167
ORG H#1FØ
 01F0
                                      :24*80
         110 H#3 & CCEN H & PL S2480B
 01F0
       ORG H#1F3 ;24*64
110 H#3 & CCEN H & PL $2464E
 01F3
 01F3
01F9
               ORG H#1F9 ;24*32
              110 H#3 & CCEN H & PL S2432B
 01 F9
      ORG E#1FB ;16*32
 Ø1FB
                 110 H#3 & CCEN H & PL S1632E
 01FB
               ORG H#1FD ;16*16
 Ø1FD
 @1FD
                 110 H#3 & CCEN H & PL S1616E
    0000 XXXX0010XXXXXXXX XXXXXXX
                                                 2022 21001001X1101XXX 00010101
    0001 01110110X0001011 XXXXXXX
0002 11001100X0001XXX 00010111
                                                 0023 01110110XX011011 XXXXXXX
                                                 0024 11001100XXX11XXX 01111010
    0003 11101110X1001XXX XXXXXXX
                                                 0025 11000100X1111011 XXXXXXX
    0004 11600011X1100010 00000100
0005 11000011X1100010 00000101
0006 11000011X1100010 00000110
                                                 0026 11000011X1111010 00100110
0027 11001000X1111XXX XXXXXXX
                                                 0026 11001100X1111XXX 00010111
                                                 0029 11001010X11111XX XXXXXXX
0024 01110110X0001011 XXXXXXX
    0007 11000011X1100010 00000111
    000E 11000011X1100010 00001000
                                                 002B 11001100X0001XXX 0001C111
002C 11101110X1001XXX XXXXXXX
002L 1100C011X1100010 00101101
    0005 11000001X1101000 00001101
    000A 11000001X1101001 00010110
    000B 11000011X1101010 00001011
                                                 002E 11000011X1100010 00101110
    000C 11000011XXX011XX 00000011
                                                 002F 11000C01X1101000 00110011
0030 11000001X1101001 00010110
    000D 01001001X1101XXX 00010101
000E 01110110XX011011 XXXXXXX
000F 11001100XXX11XXX 10010010
                                                 0031 11000011X1101010 00110001
                                                 0032 11000011XXX011XX 00101100
    0010 11000100X1111011 XXXXXXX
                                                 0033 01001001X1101XXX 00010101
    0011 11000011X1111010 00010001
                                                 0034 01110110XX011011 XXXXXXX
    0012 11001000X1111XXX XXXXXXX
    0013 11001100X11111XX 00010111
0014 11001010X11111XX XXXXXX
                                                 0035 11001100XXX11XXX 01001010
0036.11000100X1111011 XXXXXX
    0015 11001010X11011XX XXXXXXX
                                                 0037 11000011X1111010 00110111
                                                 0038 11001000X1111XXX XXXXXX
0039 11001100X1111XXX 00010111
003A 11001010X1111XX XXXXXXX
    2016 00XX1010X11011XX XXXXXXX
    0017 01110110X0001011 XXXXXXX
    001E 11001100X0001XXX 00010111
    0019 11101110X1001XXX XXXXXXX
                                                 003B 01110110X0001011 XXXXXXX
    001A 11000011X1100010 00011010
                                                 003C 11001100X0001XXX 00001111
003D 11101110X1001XXX XXXXXXX
    001B 11000011X1100010 00011011
                                                003E 11000011X1100010 00111110
003F 11000011X1100010 00111111
003F 11000001X1101001 00111111
0040 11000001X1101000 01000100
0041 11000001X1101001 00010110
    001C 11000011X1100010 00011100
001D 11000011X1100010 00011101
    001E 11000001X1101000 00100010
    861F 11006001X1101001 00010110
                                                 0042 11000011X1101010 01000010
    0020 11000011X1101010 00100000
                                                 0043 11000011XXX011XX 00111101
    0021 11000011XXX011XX 00011001
```

Figure C2 (Cont.)

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1 1 1 1 ANDERGREGA DATE M A DEC OF LONG CRT CONTROLLER

6644	@1001001X11@1XX	00010101
0045	01110110XX011011	IIIIIIII
0046	110011001111111	11111010
0047	1100010011111011	IIIIIIII
0046	1100001111111010	01001000
0049	11001000X1111XXX	IIIIIII
0044	1100110011111111	
004B	11000100X1111011	00110000
		IIIIIIII
004C	1100001111111010	01001100
004D 004E	11001000X1111XXX	IXIXXXX
	110011001111111	00001111
004F 0050	1100101011111111	IIIIIII
0050	0111011010001011	IXXXXXX
0052	1100110010001111	00001111
	1110111011001111	IIIIIII
0053	1100001111100010	01010011
2054	11000001X1101000	01011000
0055	11000001X1101001	00010110
0056	11000011X1101010	01010110
6657	11000011XXX011XX	01010010
0058	01001001X1101XX	00010101
0059	81110110XXC11011	XXXXXXX
005A	110011001111111	11001011
005B	11000100X1111011	XXXXXXX
005C	11000011111111010	01011100
005D	11001000X1111XXX	XXXXXXX
005E	11001100X1111XXX	00001111
005P	110010101111111	IIIIIIII
00 P C	XXXX0011XXXXXXX	60006001
00F3	XXXX0011XXXXXXXX	00010111
0019	IIII0011XXXXIXX	00101010
eefb	IXXX0011XXXXXXXX	00111011 -
00PD	XXXX0011XXXXXXXX	01010000
9100	01110110100001011	XXXXXXX
0101	1100110010001111	00010111
0102	1110111011001111	IIIIIII
0103	1100001111100010	00000011
0104	1100001111100010	00000100
0105	1100001111100010	00000101
0106	11000011X1100010	00000110
0107	11000011X1100010	00000111
0108	1100000111101000	00001100
0105	1100000111101001	00010110
6167	1100001111101010	00001010
010B	1100001111101111	00000010
Ø10C	01001001X1101XX	00010101
Ø10D	011101'0XX011011	IIIIIII
010E	11001100XXX11XXX	11001000
010F	11000100X1111011	IIIIIIII
Ø11Ø	11000011111111010	00010000
0111	1100100011111111	IXXXXXX
Ø112	11001100X1111XXX	11101111
Ø113	11000100X1111011	IIIIIIII
Ø114	1100001111111010	00010100
Ø115	11001000X1111XXX	IIIIIIII
Ø116	11001100X1111XXX	00010111
0117	11001010X11111XX	IIIIIII
Ø118	0111011010001011	IIIIIIII
Ø119	11001100100001111	00010111
011A	1110111011001111	IXXXXXX
Ø11B	11000011X11D0010	00011011
Ø11C	11000011X1100010	00011100
Ø11D	1100001111100010	00011101

011F 11000011X1100010 00011110 011F 11000001X1101000 00100011 0120 11000001X1101001 00010110 0121 11000011X1101010 00100001 0122 11000011XXX011XX 00011010 0123 01001001X1101XXX 00010101 0124 01110110XX011011 XXXXXXX 0124 01110110XX011011 XXXXXXX 0125 11001100XXX11XXX 11001000 0126 11000100X1111011 XXXXXXX 0127 11000011X1111010 00100111 0128 11001000X11111XXX XXXXXXX 0125 11001100X1111XXX 10100111 0124 11000100X1111011 XXXXXXX 012B 11000011X1111010 00101011 012C 11001000X11111XXX XXXXXXX 012D 11001100X1111XXX 00010111 XXXXXXX 012E 11001010X111111XX 012F 01110110X0001011 XXXXXXX IXXXXXXX 0130 11001100X0001XXX 00010111 0131 11101110X1001XAX AAAAAAA 0132 11000011X1100010 00110010 0134 11000001X1101000 00111000 0135 11000001X1101001 00010110 0136 11000011X1101010 00110110 0137 11000011XXX011XX 00110001 0138 01001001X1101XXX 00010101 0139 01110110XX011011 XXXXXXX 0139 01101101X011011 XXXXXIX 0134 11001100XXX11XXX 11100000 0135 11000100X1111011 XXXXXIXX 0135 11000011X1111010 00111100 0135 11001000X1111XXX XXXXXXX 0135 11001100X1111XXX 00010111 0137 1100101011 XXXXXXX 0140 0111011000001011 XXXXXXX 0141 1100110010001XXX 00001111 0142 1110111011XXXXXXXX 0142 1100110710011X1 AAAAAAA 0143 11000011X1100010 01000011 0144 11000011X1100010 01000100 0145 11000001X11101000 01001001 0146 11000001X1101001 00010110 0147 11000011X1101010 0100111 0148 11000011XXX011XX 01000010 0149 01001001X1101XXX 00010101 014A 01110110XX011011 XXXXXXX 0:4B 11001100XXX11XXX 11111010 014C 11000100X1111011 XXXXXXX 014D 11000011X1111010 01001101 014E 11001000X1111XXX XXXXXXX 014F 11001100X1111XXX 11011111 0150 11000100X1111011 XXXXXX 0151 11000011X1111010 01010001 0152 11001000111111010 01010001 0152 11001000X1111XXX XXXXXXX 0153 11001100X1111XXX 00001111 0154 11001010X11111XX XXXXXXX 0155 01110110X0001011 XXXXXXX 0156 11001100X0001XXX 00001111 0157 11101110X1001XXX XXXXXXX 0156 11000011X1100010 01011000 0159 11000001X1101000 01011101 015A 11000001X1101001 00010110 015B 11000011X1101010 01011011 015C 11000011XXX011XX 01010111

Radioninos 140

AMEOS/29 AMDASM MICRO ASSEMBLER, V1.1

```
| 100 | 100 | 100 | 111 | 1XX | XXXXXXX | 100 | 100 | 100 | 110 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 
    01F0 XXX0011XXXXIX 00010111
01F5 XXXX0011XXXXIX 00010111
01F5 XXXX0011XXXXIX 01010110
01FD XXXX0011XXXXXX 0101010
                                                                                                ENTRY POINTS
SIMBOLS
         GGBACK
         LASTA
       ⊬1€16
         M1E16E
         M1632
         M1E32E
         M2432
         M2432E
         M2464
         M2464E
         M2450
         M2480E
         S1616
         $1616E
         S1 € 32
                                                                                                                                                                             | Company | State | St
         S1632E
         S2432
            S2432E
                                                                                                       012F
         S2464
                                                                                                       2017
         S2464E
                                                                                                     0118
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             - 0, 55,0
- 1, 5, 10
                                                                                                     0001
         $2480
         5246@E
                                                                                                       0100
         T1616
                                                                                                       0050
         T1616E
                                                                                                       Ø15D
            T1632
                                                                                                       0044
         T1632E
                                                                                                       @149
         T2432
                                                                                                       0033
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          4 -5 ml 3 20 J

4 -5 ml 3 20 J

5 -6 0 0 0 0

10 -1 0 0 0

10 -1 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0 0

10 0 0
         T2432E
                                                                                                       0138
            T2464
                                                                                                       0022
                                                                                                     0123
000D
010C
            T2464E
         T2480
```

TCTAL PHASE 2 ERRORS = Ø

T2480 E

ROUTING TO ECHO LE PARTY CONSULT ASSUMEDS IN DE The Microprogrammed CRT Controller was built on a System 29 universal card and exercised by the System 29 support processor. An Am9080A program was written to fill the character memory. Figure D1 is the listing of this program. In order to observe the correct output of the controller, an oscilloscope or CRT monitor can be connected through an adaptation circuit shown in Figure

REJIDITAGO EL

The Microprogramm universal card and o						roller, an oscilloscope or CHT mo h an adaptation circuit shown in F
					D2.	an acaptation circuit shows are
sor. An Am9080A p					J2.	11.10. 110.1114 30.3
ory. Figure D1 is the	isting of this	i program. I	n order to ot	serve tne	South the We	LE WELL LIESTS ATTA
					January 12	Allegini eligibil esco
					2.9.7219 (1	31417317793977133077
	,				TAD DO A XX	nnoligacolumno s de
				CHARACTER M	ENORY STATE TO	Kingging track and a
		HE M. SH	AVII		Z. X. X. X. X.	allitade Giner 2004
	REV 0	3/6//6			111111115	Offill algeria sinte
01FF =	STACK	EQU	1FFH	STACK POIN	ITER MARKETON NA	Kining and State and A
00FF =	FAR .	EQU	OFFH	FIRST ADDR	ESS REGISTER D/P	PORT IXSHIELDI LOTOUS
8000 =	CHARAD	EQU	8000H	CHARACTER	MEMORY STARTS HER	ELLINGICIDONA PERSON
						XY LKEET COOK SELVE DEED
	;				77	OLYNIA 105227 5:10
0200 0200	FA	ORG . DS		FIRST ADDR	ACE ABOVE STACK	ENT OF TEXT OF THE PRESE
0201	CURAD	DS DS	1 .	CURRENT AL		LAKARIONSTRAN STOR
0203	FIL	DS .	ź		HARACTER IN LINE)	TIXIBETINGULAR C.IC
-	, .		-	, HAT ZROT C	HANGIER IN CINE	
0100		ORG	100H	:PROGRAM ST	TARTS HERE	garage fairle
0100 31FF01		LXI	SP,STAC	K	11.3.5	Y
0103 213087		LXI	H,730H+	CHARAD ;L	AST LINE, FIRST CH	ARACTER
0106 220302		SHLD	FIL		CHARACTER IN LINE	
0109 220102		SHLD	CURAD		RRENT ADDRESS BUFF	ER English and English
010C AF 010D D3FF		XRA	Α	CLEAR A	1.11	A-17-14-17-01 1
010F 320002		OUT	FAR	START ADDI		Maria Cara Cara Cara Cara Cara Cara Cara
0112 CD1B01		CALL	CLEAR	SAVE IN BU	CHAR. MEMORY	1. 1. 3. 3.
0115 CD2C01	HAIN	CALL	CHARIN		ACTER AND PUT IN C	HAR. HEHORY
0118 C31501		JMP	MAIN	:DO IT AGA		THE
				,	F 3 . 1189516.	State
	;				Fig. 1 (25)	71.1
011B 0600	CLEAR	MVI	В,О	:DATA=U		
011D 210080		LXI	H, CHARA		IRST CHARACTER ADD	RESS
0120 11000B		TXI.		COUNTER	4.0	
0123 70 0124 18	CLEAR1	DCX	M,B D	CLEAR THA	T ADDRESS	-1170 A. FR TO A. ST.
0125 23		INX	H	;COUNT ;NEXT ADDR	con it is enough	a law a
0126 7A		HOV	A,D	*CHECK	622	
0127 B3		ORA	Ë,		DONE	
0128 C22301		JNZ	CLEAR1	;NO. CONTI		4 4 4 4 4 4
012B C9		RET"			TO CALLER	
	7					
	ž					
012C 0E01	CHARIN		C,1	;CP/H READ		
012E CD0500 0131 FE1A		CALL	5	CP/H READ	ROUTINE	
0131 FEIR		CPI	1AH .	;CTL-Z?		13:00 10:00
0136 2A0102		JZ LHLD	CURAD		CPH IF YES	
0139 FEOD		CPI	ODH	CR?	RENT ADDRESS	The state of the s
013B CA4401		JZ	CRLF	YES.		
013E 77		HOV	H,A		ARACTER	
013F 23		INX	H	INCREMENT		
0140 220102		SHLD	CURAD	STORE IN	BUFFER	
0143 C9		RET		;BACK TO C	CALLER	1000
	1					36 87 45 21
0144 E5	ČRLF	PUSH	н			
0145 D5	CNLF	PUSH	D			
0146 C5		PUSH	ñ			
0147 F5		PUSH	PSW			501
014B 1E0A		MVI	E,OAH			1
014A '0E02		HVI	C,2			drient product 1 14777
014C CD0500		CALL	5 .			
014F F1		POP	PSU			
0150 C1		POP-	B tr			
0151 D1 0152 E1		POP	H		TO ECHO LF	
0152 EI		XCHG			RENT ADDRESS IN D	F
				, onve 001	WENT HODREDS IN D	

Figure D1

```
0154 015000
0157 2A0302
                                        B,80D
FIL
                                                    :80 CHARACTERS/LINE
                              LHLD
                                                    FETCH FIRST CH. IN LINE ADDRESS

;HL= A(NEXT LINE'S FIRST CH. ADD.)

;HL=CURRENT ADDR.,DE=A(NEXT LINE FIRST CH. ADDR)
015A 09
                              DAD
                                         B
015B EB
                              XCHG
015C 0600
                                         B,O
                                                    DATA=0
                              MVI
015E 7C
015F BA
                              HOV
                                         A,H
                                                    #MORE SIGNIFICANT CURRENT ADDRESS
                              CHP
0160 C26801
                              JNZ
                                         CRLF3
0163 7D
                              HOV
                                                    LESS SIGNIFICANT CURRENT ADDRESS
                                         A,L
0164 BB
0165 CA6D01
                                         E
CRLF4
                                                    IS CURRENT LINE FULL?
                              CHP
                              JΖ
0168 70
                   CRLF3
                              MOV
                                         M.B
                                                    STORE O AT THAT ADDRESS
0169 23
                              INX
                                                    INCREMENT ADDRESS
016A C35E01
                              JMP
                                         CRLF2
                                                    GO CHECK AGAIN
014D 7C
                                                    MORE SIGNIFICANT PART OF ADDRESS
                              HOV
                                         A,H
016E E607
0170 FE07
                                                    ONLY 3 LESS SIGNIFICANT BITS
LAST LINE PASSED?
                              ANI
CPI
0172 C27E01
0175 7D
                              ZHL
                                         CRLF5
                                                    NOT YET
                                                   LESS SIGNIFICANT BYTE OF ADDRESS
;ARE WE AT 780H=1920D7
;NOT YET, SKIP
                              HOV
                                         A,L
0176 FEB0
0178 C27E01
                              JNZ
                                         CRLF5
                                                   ;YES, START WRITING AT BEGINNING OF CH. HEM.
;STORE IN FIRST CH. IN LINE BUFFER
;AND IN CURRENT ADDRESS BUFFER
017B 2100B0
                              LXI
                                         H. CHARAD
017E 220302
                              SHLD
                                         FÍL
0181 220102
                              SHLD
                                         CURAD
0184 3A0002
                              LDA
                                         FA
                                                    FETCH FIRST VISIIBLE CHARACTER ADDRESS
0187 C605
                              ADI
                                                    SCROLL
0189 FE78
                              CPI
                                         120D
                                                   TOD HUCH?
018B CC9401
                                                   FYES
                              cz
                                         CRLFO
018E 320002
                                                    STORE IN FIRST ADDRESS BUFFER
                              STA
                                         FA
0191 D3FF
                              OUT
                                         FAR
                                                    LOAD REGISTER
0193 C9
                              RET
                                                   RETURN TO CALLER
0174 AF
                              XRA
                                                   :FIRST ADDRESS=0
0195 C9
                              RET
```

Figure D1 (Cont.)






Figure D2.




(Jacob) 10 Jacob Physics D1 (Cont.)



DO POST



Chapter III
The Data Path



Chapter III The Data Puth

INTRODUCTION

The heart of most digital arithmetic processors is the arithmetic logic unit (ALU). The ALU can be thought of as a digital subsystem that performs various arithmetic and logic operations on two digital input variables. The Am29014 and Am2903 are Low Power Schottly TIL arithmetic logic unit/unction generators that perform arithmetic/logic operations on two four-bit input variables. In most ALUs, speed is generally a key ingredient. Therefore, as much parallolism in the operation of the arithmetic logic unit as possible is desired.

The Am2901A and Am2903 ALUs are designed to operate with an Am2902A carry lookahead generator to perform mutti-seet full carry lookahead over any number of bits. Therefore, the devices have both the carry generate and carry propagate outputs required by the Am2902A carry lookahead generator. The devices also have the carry output (G_{n+2}) and a two's complement overflow detection signal (OVF) available at the output. The net result is that a very high-speed 16-bit arithmetic logic uniffunction generator can be designed and assembled using four of these bit slice devices and one Am2902A (the Am2902A is a high-speed version of the 192 carry lookahead generator). In addition, the Am2901A and Am2903 provide a minimum of 16 working registers for providing source operands to the ALU.

UNDERSTANDING THE BASIC FULL ADDER

The results of an arithmetic operation in any position in a word depends not only on the two-input operand bits at that position, but also on all the lesser significant operand bits of the two input variables. The final result for any bit, therefore, is not available until the carries of all the previous bits have rippled through the logic array starting from the least significant bit and propagating through to the most significant bit. A full adder is a device that accepts two individual operand bits at the same binary weight, and also accepts a carry input bit from the next lesser significant weight full adder. The full adder then produces the sum bit for this bit position and also produces a carry bit to be used in the next more significant weight full adder arry input. The truth table for a full adder: shown in Figure 1. From this truth table, the equations for the full adder:

$$S = A \oplus B \oplus C$$

 $C_0 = AB + BC + AC$

where A and B are the input operands to the full adder and C is the carry input into the adder.

	1	nput	3	Ou	tputs	
ing all co	A	В	С	S	CO	threat works
-0.0,10 4/8	0	0	0	0	0	****
	0	0	1	1	0 ,	- 3A - 4
	0	1	0	1	0 -	
anyth.	0	1	1	0	1 -	5 57005 0007
	1	0	0	1	0.	and popular
	1	0	1	0	1	,9 A -
	1	1	0	0	. 1	5 + jA -
-quarture	l 1	1	- 1	1	1	n over paget

Figure 1. Full Adder Truth Table.

The sum output, S, represents the sum of the A and B operand inputs and the carry input. The carry output, Co, represents the carry out of this cell and can be used in the next more significant cell of the adder. Full adder cells can be cascaded as depicted in Figure 2 to form a four-bit rippie carry parallel adder.

Note that once we have cascaded devices as shown in Figure 2, we may wish to discuss the equations for the i-th bit of the adder. In so doing, we might describe the equations of the full adder as follows:

$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_iB_i + B_iC_i + A_iC_i$$

where the A₁ and B₁ are the input operands at the I-th bit, and the C₁ is the carry input to the I-th bit. (Note that the equations for this adder are iterative in nature and each depends on the result of the previous lesser significant bits of the adder array.)

The connection scheme shown in Figure 2 requires a ripple propagation time through each full adder cell. If a 16-bit adder is to be assembled, the carry will have be propagate through all 16 thil adder cells. What is desired is some technique for anticipating the scarry such that we will not have to well for a ripple garry to propagate through the entire network. By using some additional logic, such an adder array can be constructed. This type of adder is usually called a carry lockhead adder.




Figure 2. Cascaded Full Adder Cells Connected as a Four-Bit Rippie-Carry Full Adder.

A FOUR-BIT CARRY LOOKAHEAD ADDER

Looking back to the equations developed for i-th bit of an adder, let us now rewrite the carry equation in a slightly different form. When we factor the C_1 in this equation, the new equation becomes:

$$C_{i+1} = A_iB_i + C_i(A_i + B_i)$$

From the above equation, let us now define two additional equations. These are:

$$G_i = A_iB_i$$

 $P_i = A_i + B_i$

With these two new auxiliary equations, we can now rewrite the carry equation for the i-th bit as follows:

$$C_{i+1} = G_i + P_iC_i$$

Note that we have now developed two terms: the P₁ term is known as carry propagate and the G₁ term is known as carry generate. An anti-opated carry can be generated at any stage of the adder by implementing the above equations and using the auxiliary functions P₁ and G₁ as required.

It is interesting to note that the sum equation can also be written in terms of these two auxiliary equations, P_i and G_i . For this case, the equation is:

S: = (A: + B:)(A.B:) @ C:

The sunitary function G, is called carry generate, because if it is true, then a carry is immediately produced for the nort actor stage. The function P, is called carry propagate because it implies there will be a carry into the stage of the adder. That is, G, causes a carry singular carry into this stage of the adder. That is, G, causes a carry singular that the stage of the adder to be generated and presented to the next stage of the adder to be generated and presented to the high stage of the adder to propagate to the next stage of the adder with P. (auses an existing carry at the input to the init stage of the adder to propagate to the next stagular that stage of the adder.

Let us now write all of the sum and carry equations required for a full four-bit lookahead carry adder.

$$S_1 = A_1 \oplus B_1 \oplus (G_0 + P_0C_0)$$

$$S_3 = A_3 \oplus B_3 \oplus (G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0)$$

 $C_{1+4} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_0$

An important point to note is that ALL of the sum equations and the final carry output equation, C₁₋₄, can be written in terms of the A₁, B₂, and C₃ injurist to the four-bit adder. The configuration as described above is shown in Figure 3. This figure is divided into two parts — the upper blocks show the auxiliary function generator circuity required to implement the P₁ and G₁ equations while the lower block implements the logic required to generate the sum output at each bit position.

A serious drawback to the lookahead carry adder is that are the word length is increased, the carry functions counter may a not more complex, eventually becoming impractications to the length number of interconnections and heavy loading of the G jamp 3, functions. The sudject function concept can be extended, however, by dividing the word length into fairly small increasers and definition blocks of auxiliary functions G and P.

It is possible for a given block to define a function G as the carry out generated with the block; and P can be defined as the carry propagate over the block. If the block size is set at four bits, then the functions for G and P for this block can be defined as follows:

$$G = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$

 $P = P_3P_2P_1P_0$




Figure 3. Full Four-Bit Carry-Lookahead Adder.

white our statement was entitle

It is important to note that neither of these terms involves a carry-in (C₀) to the block, so no matter how meny blocks are tied in an adder, all the blocks have stable G and P functions available in a minimum number of gate delays.

The G and P functions can be gated to produce a carry-in to each four-bit block, as a function of the lesser significant blocks. The carry-in to a block is therefore:

Finally, the carry-in to each of the bits in a four-bit block must include a term for the actual least significant carry-in; note, therefore, that the equations for the four-bit full adder presented above include a term for carry-in at each bit position.

Figure 4 shows the technique for cascading typical bit siloe ALUS such as the Am2901A or Am2903 and one Am2902A in a full 16-bit high-speed carry obstanced connection. Figure 5 shows a connection scheme using only four bit siloes in a 16-bit arithmetic logic unit connection where the carries are injected between the devices. Each bit side dues use internal carry lookahead over the transist broke.




Figure 4. Full Lookahead Carry 16-Bit Adder.




Figure 5. Connection of 16-Bit ALU Using Ripple Carry.

In summary, the ripple carry method can be used in conjunction with the lookahead technique in several ways.

- Lóokahead carry over sections of the adder and ripple carry between these sections of the adder can be used. This method is often the most efficient in terms of hardware for a given speed requirement. It does not require the use of a lookahead carry cenerator such as the Am2902A.
- 2. Lookahead carry across 16-bit blocks with a ripple carry between 16-bit blocks can be used. This technique is usually called two-level carry lookahead addition. This technique results in very high-speed arithmetic function generation and makes a reasonable tradeoff between the speed and hardware for word lengths greater than 16 bits.
- 3. Full lookahead carry across all levels and all block sizes can be used. This is the highest speed arithmetic logic unit connection scheme. For word sizes up to 64 bits, it is referred to as three-level lookahead carry addition: Such a 64-bit ALU requires the use of five Am2902A carry lookahead generator units in addition to the 16 bit slice ALU devices as shown in Figure 6.

OVERFLOW

When two's complement numbers are added or subtracted, the result must lie within the range of the numbers that can be handled by the operand word length. Numbers are normally represented either as fractions with a binary point is sign bit and the rest of the word, or as integers where the binary point is after the least significant bit. The actual choice for the location of the binary point is really up to the design engineer, as

the hardware configuration required for either technique is identical. It is also possible to use number notations that include both Integer and fractional representations in the same numbering scheme. Overflow is defined as the situation in which the result of an arithmetic operation lies outside of the number range that can be represented by the number of bits in the word. For example, if two eight-bit numbers are added and the result does not lie within the number range that can be represented by an eight-bit word, we say that an overflow has occurred. This can happen at either the positive end of the number range or at the negative end of the number range. The logic function that indicates that the result of an operation is outside of the representable number range is:

where C_s is the carry-in to the sign bit and C_{s+1} is the carry-out of the sign bit.

Thus, for a four-bit ALU with the sign bit in the most significant bit position, the Two's complement overflow can be defined as the C_{n+4} term-exclusive OR'ed with the C_{n+3} term.

Putting the ALU in the Data Path of a Simple Computer

Once the Design Engineer understands the basic configuration and operation of a simple high speed carry lookahead adder, he can begin to understand the configuration required to implement the data handling section of a typical computing machine. The simplest architecture for the data handling path of a minicomputer is shown in Figure 7. Here, an accumulator is used in conjunction with an ALU to perform a basic arithmetic/storage capability for data handling. The computer control unit of Figure 7 can be a simple or sophisticated state machine as described in Chapter 2.




Figure 6. 64-Bit ALU with Full Carry Lookahead Using 5 Am2902s and 16 4-Bit Slices.




Figure 7. Basic Computer Data Path.

While the introductory material of this chapter concentrated on full adders, it should be understood that more ALU functions than addition are required if we are in to implement the data path of a typical minicomputer. Typically, some or all of the functions shown in Figure 6 are needed if we are to implement a powerful data handing capability.

The operation of the ALUfaccumulator configuration shown in Figure 7 can be described as follows. The accumulator can be loaded by bringing distain from the data-in port through the ALU and provide the ALU passed through the ALU and loaded into the accumulator. A second word of data can be presented at the distain-inport to the Alput of the ALU and the ALU and the ALU and the preform an operation such as A + B.A.OR.B.A.AND.B.A. - B and so torth. The results of this ALU operation can then be placed into the structure data. The accumulator output is available at the operation can be accumulator output is available at the operation.




Figure 8. Basic ALU Instructions.

those shown in Figure 8 are easily implemented by adding some additional circuitry to the four-bit carry look ahead adder shown in Figure 3. If this circuitry is added, we will arrive at laolgc diagram as shown in Figure 9. This diagram certainty is familiar to most CPU designers and is the well known Am745181 four-bit arithmetic look cultifunction generator.

Once the operation of the simple computer data path as shown in Figure 7 is understood, the Design Engineer will soon recognize. the need for additional registers if our machine is to be general purpose and execute instructions. Yeary patight with eneed arises for a register to hold a program counter (PC) and a memory address register (MAI). The purpose of the program counter is to point to the address of the next instruction in main memory. Typically it is loaded into the memory address register which actually provides the address on to the address bus of the machine. Then, the program counter is incremented through the ALU and stored until

Figure 9. Logic Diagram for Am25LS181.




Figure 10.Three Register Computer Data Path.

It is needed again. The block diagram of Figure 10 shows these additional registers connected in parallel at the output of the ALU. This ALU output is called the F bus. Each of these registers (the accumulator, the PC, and the MAR) has an enable input from the CCU so that they can selectively be loaded with data from the ALU. In addition, each of these registers has an output enable such that they can be selectively enabled onto the D bus. The D bus represents the data output path from the basic computer data

path and also is used as one of the inputs to the actual ALU/function generator. The other input in this example is called the R bus and comes directly from the main memory data output as well as from the I/O data Input. As shown in Figure 10, the memory address register (MAR) has a second output that is used to drive the address bus. In this example, this register always contains the address to be applied to the external memory whether it be the address of data or the address of an instruction.

The best way to understand the operation of this single ALU/three register machine is to take an example. Let us assume we have just completed the execution of one machine instruction and are rearly to fetch the next instruction. The first operation would be to transfer the current value of the program counter onto the D bus through the ALU onto the F bus and into the memory address register. This π ight be accomplished during one microcycle. The second operation might be to again put the PC on the D bus, pass It through the ALUB port and increment the value at the B port and reload it into the PC register. Thus, the PC has again been updated to point to the address of the next intruction. During this time, the address from the MAR is on the address bus and we are fetching data from the external memory and placing it on the R bus. The third microcycle would be to bring the data out of the external memory and pass it to the instruction register in the CCU. The next microcycle might be to decode this instruction and determine that the next word after the current instruction in memory (an immediate operation) is to be added to the value currently In the accumulator. Thus, we would again need to place the PC into the MAR on one cycle and then increment the PC on the next cycle. Following this, the data from the external memory could be brought to the R bus through the A port of the ALU and added to the accumulator value which is placed on the D bus and brought through the B port of the ALU. The result would be placed in the accumulator. This operation would complete the example and we would be ready to fetch the next instruction. As can be seen, a number of microcycles are required to fetch the instruction, decode it, fetch the data and execute the instruction. One of the best ways to understand the flow needed to implement a typical instruction set is shown in Figure 11. Here, we see the basic instruction fetch and decode operation followed by the path used to execute each of the various instructions. Then, we see a return to the fetch operation to fetch the next instruction.

Certainly from this discussion we can see how three registers have enhanced the performance of the simple ALU/accumulator data path shown in Figure 7. Typically, even more registers than shown in Figure 10 are needed if we are to increase the power of

RCOM

Figure 11. Steps for ADD Instruction.

our machine. If we examine the block disgram of Figure 12, we see a similar architecture to that as shown in Figure 10. Here, the number of working registers has been expanded to sixteen at the output of the ALU. These can be used to provide a program counter function and a number of accumulator functions simultaneously. In addition, note that the registers have two output ports such that the simultaneous selection of any two of the sixteen registers is possible. Both of these registers can be presented to the ALU so that operations on two registers simultaneously can be executed. In addition, a data input multiplexer is available at the A port of the ALU such that external data can be brought in to the configuration. Likewise, there is an output multiplexer such that either the A output of the registers or the ALU output can be selected. This output multiplexer is used to provide a data out port and the output can also be loaded into memory address register to provide an address as required. Thus, the architecture of Figure 12 is quite similar to that of Figure 10 except that the number of registers has been increased to provide additional flexibility.

If we assume that one of the sixteen registers inside of this register file is to be used as the program counter, we see that the program counter can be brought out of the A output port and loaded into the memory address register and at the same time it can also be brought out the B output port and incremented in ALU and reloaded into the register file. In this architecture it appears the A output of the register stack can also be brought to the input multiplexer and the A port of the ALU and incremented via that path and reloaded into the registers. While this is possible in the architecture of Figure 12, we are leading up to the implementation of an Am2901A and this path is not needed in the Am2001A. Thus, we can implement functions and operations in the diagram of Figure 12 just as we could in the diagram of Figure 10. However, what was previously performed in two microcycles can now be performed in one microcycle. That is, the MAR can be loaded with the current value of the PC and at the same time the PC can be incremented and the new value restored in the PC register.




Figure 12. Multi-Register ALU.

Another feature of the block diagram of Figure 12 is the depiction of the carry in bit to the ALU and the four output flags associated with the ALU. Here, carry in is the normal carry in as needed in any adder such that the device is cascadable. In addition, certain kinds of anthmetic functions such two's complement arithmetic also need the ability to provide a carry in for certain operations. The most common is two's complement subtract which is usually performed by complementing the operand to be subtracted, adding and adding one at the carry in. Also, the ALU shows the four output flags usually associated with a typical minicomputer. These are the carry output, the sign bit, the overflow detect, and the zero detect. These four status flags are used to determine various things about the operation being performed. The carry out flag and overflow flag are as described in the previous sections of this chapter. They provide the carry and overflow information about the addition.

The sign bit is simply the most significant bit of the ALU and represents the sign of a two's complement number. That is, when the sign bit is LOW, we assume the two's complement number is positive and when the sign bit is HIGH, we assume the two's complement number is negative. Thus, the sign bit is cave HIGH and carries negative weight as we assume in any standard two's complement number representation. If the reader is unflamiliar with two's complement number notations, a discussion of this top'c can be found in an application note entitled "The Am25505, Am2505 and Am25L05 Schottky, Standard and Low Power TTL Two's Complement Digital Mutipliers' as found in Advanced Micro Devices' Schottky and Low Power Schottky Data Book dated 10/77. This application note begins on page 5-49 and fully details two's complement number notation nagives examples.

The fourth status flag is called the zero flag and again is just what the name implies. This flag represents the fact that all of the ALU outputs are at logic zero. In this design, a logic zero means that all of the ALU output bits are LOW.

If the architecture of Figure 12 is extended a little more, we will arrive at the Am2901A as depicted in Figure 13. Here, we have redrawn the structure so that the registers are placed above the ALU; however, the function is identical. Two new functions have been added to this block diagram that have not previously been discussed. These are the RAM shift matrix located directly above the sixteen registers now described as a 16 x 4 dual port RAM. The purpose of the RAM shift network is to allow the ability of shifting the data word to be written into the register either up one bit position or down one bit position. The second function added to the block diagram is that of the Q register and shift network. Here, the Q register is used as an auxiliary register such that double length operations can be performed and it is also used in the multiply and divide algorithms. In addition, the shift network allows the Q register contents to be shifted up one bit position or shifted down one bit position. In addition, it should be pointed out that the memory address register is not part of the Am2901A. This is because there were not enough pins on the package to implement the function and the additional power required by the output buffers would have reduced the performance of the ALU and register stack. Instead, this function is being designed into other 2900 family products.

Am2901A ARCHITECTURE

A detailed block diagram of the Am201A block mapping and the Am201A block mapping microsessor structure is shown by Figure 14. The circuit is a four-bit slice eascadable circuit are four-bit slice observed before the circuit are four-bits wide. The two key elements the figure 14. The work by elements the figure 14. Discharged and the figure 14. Discharged and the figure 14. Discharged ALU.




Figure 13. Am2901A Block Diagram.


Data in any of the 16 words of the Random Accass Memory (RAM) can be read from the A-port of the RAM as controlled by the 4-bit A address field input. Likewise, data in any of the 18 words of the RAM as defined by the 8 address field input can be simultaneously read from the B-port of the RAM. The same code can be applied to the A select field and B select field in which case the identical file data will appear at both the RAM A-port and B-port outputs simultaneously.

When enabled by the RAM write enable (RAM EN), new data is always written into the file (word) defined by the B address filed of the RAM. The RAM data input filed is driven by a 3-input multiplexer. This configuration is used to shift the ALU output data (F) if desired. This three-input multiplexer scheme allows the data to be shifted up one bit position, shifted down one bit position, or not shifted in either direction.

The RAM A-port data outputs and RAM B-port data outputs drive separate 4-bit latches. These latches hold the RAM data while the clock input is LOW. This eliminates any possible race conditions that could occur while new data is being written into the RAM.

The high-speed Arithmetic Logic Unit (ALU) can perform three binary arithmetic and tie logic operations on the two 4-bit input words RI and S. The RI input field is driven from a 2-input multiplexer, while the S input field is driven from a 3-input multiplexer. Both multiplexers also have an inhibit capability; that is, no data is passed. This is equivalent to a "zero" source operand.

Referring to Figure 14, the ALU R-input multiplexer has the RAM A-port and the direct data inputs (D) connected as inputs. Likewise, the ALU S-input multiplexer has the RAM A-port, the RAM B-port and the Q register connected as inputs,



This multiplexer scheme gives the capability of selecting various pairs of the A, B, D, Q and "O" inputs as source operands to the AU. These five inputs, when taken two at a time, result in ten possible combinations of source operand pairs. These combinations induced AB, AD, AQ, AD, BD, BQ, BD, DQ, DQ and AQ. It is experent that AD, AQ and AD are somewhat redundant with BD, BQ and BQ in that if the A address and B address are the same, the identical function results. Thus, there are not prevent on-pietely mont-gedundant source operand pairs for the ALU. The Am2901A microprocessor-implements eight of these pairs. The microinstrugion, inputs used to select the ALU source operands are the \(\frac{1}{2} \) fand \(\frac{1}{2} \) and \(\frac

The two source operands not fully described as yet are the D input and O input. The D input is the four-bit wide direct data field input. This port is used to insert all data into the working registers inside the device. Likewise, this input can be used in the ALI to modify any of the fitternal data files. The O register is a separate 4-bit file inhanded primarily for multiplication and division routines but it can also be used as an accumulator or holding register for some assolications.

The ALU itself is a high-speed arithmetic/logic operator capable of performing hiree binary arithmetic and five logic functions. The J_1 , and J_2 microinstruction inputs are used to select the ALU function. The definition of these functions is shown in Figure 15. The normal technique for cascading the ALU disversal devices in a book-ahead carry mode. Carry generate, δ_1 , and carry propagate, P_1 , are outputs of the device for use with a carry-look abead-generator such as the Am2902A (182). A carry-out, C_{n+4} is also generated and is available as an output force as the tarry lag in a status register. Both carry-in (C_n) and carry-out (G_{n+4}) are active HGR1.

SOURCE	DESTINATION
A, B B, 0	SHIFT LOAD Y-OUT
A.Q. Q.Q. A.Q. D.Q	UP RAM F UP RAM&O F DOWN RAM F DOWN RAM F
ALU FUNCTIONS R+S R OR S R-S R AND S	NONE NONE F NONE Q F NONE RAM F NONE RAM A
S-R R EXOR S R EXNOR S R AND S	ed and applicable source of the control of the cont

Figure 15. Am2901A Microinstruction Control.

The ALU has three other status-oriented outputs. These are $\Gamma_{\rm p}$ = 0, and overlow (OVR). The $\Gamma_{\rm p}$ output is the most significant (sign) bit of the ALU and can be used to determine positive or negative results without enabling the three-state data outputs. $\Gamma_{\rm p}$ is non-inverted with respect to the sign bit output γ . The $\Gamma=0$ output is used for zero delect. It is an open-collector output and can be wire OR of between microprocessor silces, $\Gamma=0$ is HIGH when all Γ outputs are LOW. The overflow output (OVR) is used to flag arithmetic operations that exceed the available two's compenent number range. The overflow output (OVR) is HIGH when overflow exists; that is, when $C_{\rm n+3}$ and $C_{\rm n+4}$ are not the same polarity.

The ALU data output is routed to several destinations. It can be a data output of the device and it can also be stored in the RAM or the Q register. Eight possible combinations of ALU destination functions are available as defined by the I₈, I₉ and I₈ microinstruction inputs. These combinations are shown in Floruer 15.

The four-bit data output field (Y) features three-state outputs and can be directly bus organized. An output control (\overline{OE}) is used to enable the three-state outputs. When \overline{OE} is HIGH, the Y outputs are in the high-impedance state.

A two-input multiplexer is also used at the data output such that either the A-port of the RAM or the ALU outputs (F) are selected at the device Y outputs. This selection is controlled by the I₆, I₇ and I₈ microinstruction inputs.

As was discussed previously, the RAM inputs are driven from a three-input multiplexer. This altitudes the Alt Underpts to be entered non-shifted, shifted up one position (×2.1) or shifted down one position (×2.1) or shifted about not position (×2.1) he shifter has two ports; one is labeled RAMa, and the other is labeled RAMa, alb oth of these ports consist of a buffer-driver with a three-state outpuf and an input to the multiplexer. Thus, in the shift up mode, the RAMa, buffer is enabled and the RAMa, multiplexer input is enabled. Likewise, in the shift down mode, the RAMa buffer and RAMa input are enabled. In the no-shift mode, both buffers are in the high-impodance state and the multiplexer inputs are not selected. This shifter is controlled from the la, 1 and la microinstruction inputs.

Similarly, the Q register is driven from a 3-input multiplexer. In the no-shift mode, the multiplexer enters the ALU data into the Q register. In either the shift-up or shift-down mode, the multiplexer selects the Q register data appropriately shifted up or down. The Q shifter also have ports; one is labeled Q and the other is Q₃. The operation of these two ports is similar to the RAM shifter and is also controlled from I₈. I₉ and I₈.

The clock input to the Am28011A controls the RAM, the O register, and the A and B date latches. When enabled, data is clocked into the O register on the LOW-to-HIGH transition of the clock. When the clock input is HIGH, the A and B latches are open and will pass whatever data is present at the RAM outputs. When the clock input is LOW, the statches are closed and will retain the last data entered. If the RAM-EN is enabled, new data will be written into the RAM file (word) defined by the B address field when the clock input is LOW.

Am2903 GENERAL DESCRIPTION

The Am2903 is a four-bit expandable bipolar microprocessor slice that performs all functions performed by the industry standard Am2901A. In addition, it provides a number of significant enhancements that are especially useful in arithmetic oriented processors. The Am2903 contains sixteen internal working registers arranged in a two address architecture and it talso provides all of the necessary signals to expand the register file externally using the Am29705 register stack. Any number of registers can be cascaded to the Am2903 using this technique. In addition to its complete arithmetic and togic instruction set, the Am2903 provides a special set of instructions which facilitate the implementation of multiplication, division, normalization and other previously time consuming operations such as parity generation and sign retension. Ablock diagram of the Am2903 is shown in Figure 16.

ARCHITECTURE OF THE Am2903

The Am2903 is a high-performance, cascadable, four-bit b polar microprocessor slice designed for use in CT -'s, peripheral controllers, microprogrammable machines, and now-erous other applications. The microinstruction flexibility of the Am2903 allows the efficient emulation of almost any diorial compouting microinstructions.




Figure 16. Basic Am2903 Block Diagram.

The nine-bit microinstruction selects the ALU sources, function, and destination. The Am2903 is cascadable with full lookahead or rippie carry, has three-state outputs, and provides various ALU status flag outputs. Advanced Low-Power Schottky processing is used to fabricate this 48-pin LSI circuit.

All data paths within the device are four bits wide. As shown in the block diagram of Figure 16, the device consists of a 16-word by 4-bit, two-port RAM with latenes on both output ports, a high-per-formance ALU and shifter, a multi-purpose Q Register with shifter inout, and a nine-bit instruction decoder.

Two-Port RAM

Any two RAM words addressed at the A and B address ports can be read simultaneously at the respective RAM and B output ports. Identical data appear at the two output ports when the same address is applied to both address ports. The RAM output ports are transparent when the clock input, CP, is HIGH and they hold the RAM output data when CP is LOW. Under control of the OE_E three-state output enable, RAM data can be receditively at the Am2930 3D BU Oport.

External data at the Am2903 Y VO port can be written directly into the RAM, or ALU shifter output data can be enabled onto the Y VO port and entered into the RAM. Data is written into the RAM at the B address when the write enable input, WE, is LOW and the dock input, CP, is LOW.

Arithmetic Logic Unit

The Am2933 high-performance ALU can perform seven arithmetic and nine logic operations on two 4-bit operands. Multiplexare at the ALU inputs provide the capability to select various pairs of ALU source operands. The E_A input selects either the DA esternal data input or RAM output port A for use as one ALU operand and the OE_E and I₆ inputs select RAM output port B, DB external data input, or the O Register content for use as the second ALU operand. Also, during some ALU operandinos, zeros are forced at the ALU operand inputs. Thus, the Am2903 ALU can operate on data from two external sources, from an internal and external source, or from two external sources, from an internal and external source, or from two internal sources.

When instruction bits I_a , I_b , I_b , I_b , and I_b are LOW, the Am2003 executes special functions. Figure 17 defines these special functions and the operation which the ALU performs for each. When the Am2003 executes instructions other than the nine special functions, the ALU operation is determined by instruction bits, I_b , I_b and I_b . Figure 18 defines the ALU operation as a function of these four instruction bits,

Am2903s may be cascaded in either a ripple carry or lookahead carry kashon. When a number of Am2903s are cascaded, each slice must be programmed to be a most significant slice (MSS), intermediate slice (IS), or least significant slice (LSS) of the sarry. The carry generate, G, and carry propagate, P, signals required for a lookahead carry scheme are generated by the Am2903 and are available as ontputs of the least significant and intermediate slices.

The Am2903 also generates a carry-out signal, C_{n+4} which is generally available as an output of each sitice. Both the carry-in, C_n, and carry-out, C_{n+4}, signals are active HiGH. The ALU generates two other status outputs. These are negative, N, and overflow, CVR. The N output is generally the most significant (sign) bit of the ALU output and can be used to determine positive or negative results. The OVR output indicates that the arithmetic operation being performed exceeds the available two's complement number range. The N and OVR signals are available as outputs of the most significant site. Thus, the multi-purpose GN and PiOVR outputs indicate G and P at the least significant sice. Thus, the multi-purpose GN and PiOVR outputs indicate G and P at the least significant sice. To some extent, the meaning of the C_{n+4}, PiOVR, and GN signals vary with the ALU function being performed.

ALU Shifter it moissures dornal a torn

Under instruction control, the ALU shifter passes the ALU output (F) non-shifted, shifts it up one bit position (2F), or shifts it down one bit position (F2). Both antimetic and logical shift operations are possible. An arritmetic shift operation shifts data arround-the most significant (sign) bit position of the most significant slice, and a logical shift operation shifts data through this bit position (see Figure 19). SlO₂ and SlO₃ are bidirectional serial shift inputation. SlO₃ is generally a serial shift input and SlO₃ a serial shift input and SlO₃ a serial shift output. During a shift-down operation, SlO₃ is generally a serial shift input and SlO₃ a serial shift output.

The ALU shifter also provides the capability to sign extend at slice boundaries. Under instruction control, the SIO₀ (sign) input can be extended through Y₀, Y₁, Y₂, Y₃ and propagated to the SIO₃ output.

			1 1			SIO	3		Q Reg &					
,	4	16	15	Hex Code	Special Function	ALU Function	ALU Shifter Function	Most Sig. Silce	Other Slices	sio ₀	Shifter Function	0103	a10 ₀	WALTE
Ļ	Ļ	L	L	0	Unsigned Multiply	F- S+Cn # Z-L F-R+S+Cn # Z-H	Log F/2Y (Note 1)	Hi-Z	Input	Fo	Leg. O/2→O	input	σο.	L
ı	ŕ-	н	L	2	Two's Complement Multiply	F-S+Cn # Z-L F-R+S+Cn # Z-H	Log F/2→Y (Note 2)	H-Z	input	Fo	Log. 0/2→0	Input	۵,	L
L	н	L	L	4	One or Two	F=S+1+Cn	F⊸Y	Input	input	Panty	Hold	H-Z	Hi-Z	L
L	н	L	н	6	Sign/Magnitude- Two's Complement	F-S+C, #Z-L F-S+C, #Z-H	F→Y (Note 3)	Input	input	Party	Hold	H-Z	Hs-Z	L
L	H.	н	L	•	Two's Complement Multiply, Last Cycle	F-S-C, # Z-L F-S-R-1-C, #Z-H	Log F/2→Y (Note 2)	Hı-Z	Input	Fo	Log. Q/2→0	input	O _O	ľ
н	٦,	·	L		Single Length Normalize	F-S+Cn	F→Y	F ₃	F3	Hı-Z	Log. 20-+O	03	Input	L
н	ι	н	L	٨	Double Length Normalize and First Divide Op.	F=S+C _n	Log 2F→Y	P ₃ ¥F ₃	F ₃	Input	Log. 20-40	03	Input	i L
н	н	·L	L-	С	Two's Complement Dryde	F-S+R+C, #Z-L F-S-R-1+C, #Z-H	Log 2F→Y	R ₃ v F ₃	F3	input	Log. 200	ο,	Input	L
н	н	н	L	E	Two's Complement Drvide, Correction and Remainder	F=S+R+C, d Z=L F=S-R-1+C, dZ=H	F→Y	F ₃	F ₃	Hı-Z	Log. 20.→0.	03	Input	L

NOTES: 1. At the most significant slice only, the C_{n+4} signal is ins

2. At the most significant slice only, F3 V OVR is internally gated to the Y3 output. 3. At the most significant slice only, S₁ V F₂ is generated at the Y₂ outp

4. Op codes 1, 3, 7, 9, B, D, and F are reserved for future use

1 - 100 U - MICH

X . Don't Care

V = Exclusive OR Panty - SIO, V F. V F. V F.

The original and the set Figure 17. Special Functions: $I_0 = I_1 = I_2 = I_3 = I_4 = LOW$, $\overline{IEN} = LOW$.

14	13 12 11		4	Hex Code	ALU Functions				
		-		0 -	lo = L Special Fund	tions			
•	-	-	١.	10 0 D	l ₀ ⇒ H F ₁ □ HIGH				
L	L	Ĺ	н	1	F = S Minus R Minus 1 F	Mus Cn			
L	L	H	L	. 2	F = R Minus S Minus 1 F	lus C			
Ł	-	н	н	3	F - R Plus S Plus Cn				
L	н	L	.r	. 4	F = S Plus Cn				
L	н	L	н	5	F = S Plus Cn				
L	н	н	L	6	F = R Plus Cn				
L	н	Н	н	7	F = A Plus Cn				
н	L	L	L	8	Fi = LOW				
н	L	L	н	. 9	Fi a Ri AND Si				
н	L	Н	L	_ A	F, . R, EXCLUSIVE NO	3 S,			
н	L	Н	н	В	FI = RI EXCLUSIVE OR	S;			
H	н	Ĺ	Ľ	, C	FI = FI AND SI	*.			
н	н	L	н	D	Fi = Ri NOR Si				
н	н	н	L	. E	FI = R; NAND Si				
н	н	н	н	. F	Fi = Ri OR Si				

Figure 18. ALU Functions.

A cascadable, five-bit parity generator/checker is designed into the Am2903 ALU shifter and provides ALU error detection capability. Parity for the Fo. F1, F2, F3 ALU outputs and SIO3 input is generated and, under instruction control, is made available at the SIOn output.




Figure 19.

The instruction inputs determine the ALU shifter operation. Figure 17 defines the special functions and the operation the ALU shifter performs for each. When the Am2903 executes instructions other than the nine special functions, the ALU shifter operation is determined by instruction bits IsI7IsIs. Figure 20 defines the ALU shifter operation as a function of these four bits.

Q Register

The Q Register is an auxiliary four-bit register which is clocked on the LOW-to-HIGH transition of the CP input. It is intended primarily for use in multiplication and division operations; however, it can also be used as an accumulator or holding register for some applications. The ALU output, F, can be loaded into the Q Register, and/or the Q Register can be selected as the source for the ALU S operand. The shifter at the input to the Q Register provides

						SIO	3	۲,		Y2					1.4	Q Reg &	1	-14
	١,	4	4	Hex Code	ALU Shifter Function	Most Sig. Slice	Other	Most Sig. Slice	Other	Most Sig. Slice	Other Silces	٧,	٧,	SIO ₀	Write	Shifter Function	000,	۰۰۰
ı	τ	ι	τ	۰	WW 13-1	Popul .	: hou	F,	50,	510,	73	. 12	٠,	F.	·	Hold	H-Z	1+ Z
r	-	-	н	1	Log F.2-Y	mout	Irou	510,	SIO,	1 1	۴,		F,	Fo	-	Hold	H-Z	16-Z
Ľ	τ.	H	ι	2	Ann FR-Y	Input	hou	F,	SIO,	50,	F3	,	F.	to		100 01-0	Input	00
τ		H	н	3	Log F2-Y	hou	Post	sio,	50,	1	F,	1 5,	F,	Fo		Log Q2-Q	Input	00
r	н	L	ι	•	F-Y	trout	trout	5	5	1	F,	10	Fo .	Porty		Hotel	H-Z	14-2
ľ	H		H	3	F-Y	hou	i rou	1,	5	F,	F,	F,	Fo	Persy	н.	Log 42-0	hou	00
L	н	н	L	•	F-Y	hou	trout	F3	1.5	1	f,	15	10	Parcy	н.	F-Q	H-Z	H-2
ı	H	H	H	,	t A	hou	hou	F3	F,	F2	1,	F,	10	Persy		F-0	H-Z	16-2
H	L	ι	ť	•	Am Y-Y	F2	F3	5	1,	5	F,	F.	5.00	Input		Hold	H-Z	14-2
H	τ.		H	•	Leg 2F→Y	F,	1,	F,	F2	F1	F,	10	5100	hou		Hold	H-Z	14-2
H	ι	H	·	_ A	AND 2F-Y	F ₂	5	F	F2	F,	F,	Fo	500	hout		Log 20+0	0,	ma
н	-	н	H		Lag 25-Y	*1	F3	F,	F2	F.	Fi	i Fo	SO.	hou		Leg 20-0	03	- no
H	н	τ	ι	C	F-Y	F3	5	F,	15	6	F2	F.	Fo	H-Z	н	Hold	H-Z	H-2
н	H	L	H	D	F-7	F,	F,	5	F2 .	1. 6	1 5	F.	Fo	H-Z	н	Log 20-0	0,	Pro.
H	н	н	·	E	5100-YO Y1. Y2 Y3	5100	SIO	SIO	500	5100	SIO	510	5100	hou		Hotel	H-Z	H-2
H	H	H	+	F	F-Y	- 1	F)	F1	1 6	1 1,	F.	F.	Fa	H-Z		Hoad	H-Z	H- 2

Perey = F₃ y F₂ y F₁ y F₀ y SXO₃ Y = Exclusive OR

L = LOW H = HIGH Hi-Z - High Impedance

Figure 20a. ALU Destination Control for I₀ or I₁ or I₂ or I₃ or I₄ = HIGH, IEN = LOW.

OPE	RATION	ALU Shifter	RAM WRITE	Q
SINGLE LENGTH SHIFT	-	UP DOWN ARITH UP ARITH DOWN	YES NC	
DOUBLE LENGTH SHIFT		UP DOWN ARITH UP ARITH DOWN	YES	UP DOWN UP DOWN
Q-SHIFT	- 11	PASS	NO	UP DOWN
LOAD RAM & Q O NONE		PASS	YES YES NO NO	NC LOAD LOAD NC
SIGN EX	TEND	SIOo	YES	NC

Figure 20b. Am2903 ALU Destination Control Summary.

the capability to shift the Q Register contents up one bit position (2Q) or down one bit position (Q/2). Only logical shifts are performed, Q(l)_{on} and Q(l)_{on} are bidirectional shift are lart Inputs/out-puts. During a Q Register shift-up operation, Q(l)_{o} is a serial shift but and Q(l)_{o} is a serial shift put and Q(l)_{o} is a serial shift put and Q(l)_{o} is a serial shift put and Q(l)_{o} is a real shift down to peration, Q(l)_{o} is a serial shift put and Q(l)_{o} is certain shift (l)_{o} verification (l)_{o} is the performed by connecting Q(l)_{o} of the most significant size to S(l)_{o} of the least significant size to S(l)_{o} of the least significant size and executing an instruction which shifts both the ALU output and the Q Register

The Q Register and shifter operation is controlled by instruction bits |₁|₁|₁|₂. Figures 17 and 20 deline the Q Register and shifter operation as a function of these four bits.

Output Buffers

The DB and Y ports are bidirectional I/O ports driven by three-state output buffers with external output enable controls. The Y output buffers are enabled when the OE_T input is LOW and are in the high-impedance state when OE_T is HIGH. Likewise, the DB output buffers are enabled when the OE_T input is LOW and in the high-impedance state when OE_T is HIGH.

The zerő, Z, pin is an open collector input/output that can be wire-OPfed between silces. As an output it can be used as zero delect status flag and generally indicates that the Y_{0.2} pins are all LOW, whether they are driven from the Y output buffers or from an external source connected to the Y_{0.2} pins. To some extern the meaning of this signal varies with he instruction being performed.

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the nine instruction inputs, $I_{0,a}$: the Instruction Enable input, IEN; the LSS input; and the WRITE/MSS input/output. The WRITE output is LOW when an instruction which writes data link the RAM is being executed.

When IEN is LOW, the WRITE output is enabled and the Q Register and Sign Compare Filip-Flop can be written according to the Am2903 instruction. The Sign Compare Filip-Flop is an on-chip filip-flop which is used during an Am2903 divide operation.

Programming the Am2903 Silce Position

Tying the LSS Input LOW programs the silice to operate as a least significant sice (LSS) and enables the WIFITE output signal onto the WRITE/MSS bidirectional UO pin. When LSS is sted HIGH, the WRITE/MSS pin blockness an input pin; tying the WRITE/MSS pin blockness an input pin; tying the WRITE/MSS pin blockness an input pin; tying the WRITE/MSS pin HIGH programs the siice to operate as an intermediate size (IS) and tying it LOW programs the sice to operate as a most significant size (MSS). This is shown in Figure 21.




Figure 21. Am2903 - 16-Bit CPU with Carry Look Ahead.

EXPANDING THE NUMBER OF Am2903 REGISTERS

The Am2903 contains 16 internal working registers configured in a standard wor port architecture. The number of working registers in the ALU configuration can be increased by utilizing the Am29705 16-word by 4-bit two-port RAM. Any number of Am297055 can be connected to the Am29005 to increase the number of working registers. Figure 22 shows a block diagram of the basic Am29705. As is seen, the device consists of a 16 word by 4-bit two-port RAM with latches at the A and B outputs similar the RAM contained within the Am2903. Each of the latch outputs has three state drivers capable of driving the DA and DB inputs of the Am2903. The Am29705 is a non-inverting device. That is, data presented at the inputs is stored in the RAM and when brought to the RAM outputs, it is non-inverted from when it was originally brought into the device.

The technique for using the Am29705 to expand the number of registers in the Am2903 can best be visualized by referring to Figures 23 and 24 simultaneously. In Figure 23, the data bus connections are shown such that the Am2903 Y output is used to drive the Am29705 inputs. Here, we also assume this bus may be tied to a data bus through a bi-directional buffer. In Figure 23, the A outputs of the Am29705 are connected together and also connected to the DA input of the Am2903. Likewise, the B outputs from the Am29705 are also shown connected to the DB inputs of the Am2903. In all cases, we are assuming 16-bit data busses. Thus, four Am2903's are assumed and eight Am29705's are assumed. As shown in Figure 23, one of the write enable inputs to the Am29705 is tied to the latch enable input of the Am29705 and these pins are also tied to the clock input of the Am2903. This allows the latches in the Am29705 to perform identically to those in the Am2903.




Figure 22. Am29705 Block Diagram.

hwe relx: to Figure 24 we see the connections required to set up the addressing for additional registers associated with the Am2903, here, three how-line to four-ine decoders are used to properly control the A address, B address and write enable signals to the devices. As shown in Figure 24, the four A address lines are all tied in partiel between the Am2900 and the Am29705. The woll-ine to four-ine decoder is used to enable the appropriate output enable from the Am29705 or switch the EA MUX misch the Am2900 such that the proper register is selected. The B address operates in a similar fashion in that the four B address lines are also all feel toggister. Likewise, a two-line to low-line decoder is used to properly select the output enable of either the Am29705 is or the Am2903 such thatthe promet source of either the Am29705 is or the Am2903 such thatthe promet source.




Figure 23. Am2903 - Data Bus Cascading.

operand register is selected. In addition, a two-line to four-line decoder is used to control the write enable signal such that only one register is written into as a destination. This is controlled by properly selecting the write enable of either the Am:2903 or the Am:29705 as determined by the two most significant bits of the B address.

If this technique is used properly, any number of Am29705's can be used in conjunction with the Am2903. It may be necessary to use either a three-line to eight-line decoder or perhaps even a larger circuit to decode the more significant bits of the A and B addresses. Likewise, the write enable signal must be controlled so that the correct destination register with be written.

UNDERSTANDING BIT SLICE TIMING

Perhaps one of the most important aspects of designing with either the Am2901A or the Am2903 is understanding the calculations required to compute the worst case AC performance. In order to perform these calculations, we have selected a number of standard Schottky devices and assigned minimum, typical and maximum speeds at 25°C and 5V for use in these calculations as shown in Figure 25. Certainly the design engineer should use the exact specifications of the devices he has selected for his design in order to perform the worst case calculations. What is intended here is an understanding of the technique to perform these calculations and some method to allow a comparison of the Am2901A and Am2903 in terms of their AC performance. Since at the time of this writing the Am2903 is still being characterized, only the typical AC data is currently available. Thus, all calculations will be made using the typical AC times such that we can compare the Am2901A with the Am2903. When final characterization data on the Am2903 is available, the designer can then compute his performance by selecting the appropriate temperature range and power supply variations as required by his design.

Figure 26 shows the hypical AC calculations for the functions usually considered in an Am2901 A dissign. These functions are usually the speed for a logic operation, antihmetic operation, by operation with shift and antihmetic operation with shift. In each case, we are computing speeds from the LCW-LOH-LIGH transfort of a clock through an entire microcycle to the next LCW-LOH-LIGH transition of a clock.




Figure 24. Am2903 - RAM Address Cascading.

Figure 25. Standard Device Schottky Speeds.

Similarly, Figure 27 shows the same type of computations for an Am2903 system. There is one very important distinction that should be made in computing the timing of an Am2903 16-bit ALU when compared with an Am2501A ALU in that in the Am2903, the shifter is at the output of the ALU and is followed by the zero detector. Thus, in an Am2903 design, the flags are no longer

independent of the shift operation. This is easily seen in Figure 27.

By way of comparison, Figure 28 shows speeds for the *Gu_typ.:s of operations for the Am2901A 16-bit system as compared with the Am2903 16-bit system.




Figure 26. Typical AC Calculations for the Am2901A.




Figure 26. (Cont.)




Figure 27. (Cont.)

Functional Operation	Am2901A	Am2903
Logic	76	83
Arithmetic	94	113
Logic with Shift	89	109
Two's Complement Arithmetic with Shift Down	101	151
Magnitude Only Arithmetic with Shift Down	91	127

Figure 28. Summary of Am2901A and Am2903 AC Performance in a 16-Bit Configuration.

USING THE Am2903 IN A 16-BIT DESIGN

Perhaps the best technique for understanding the design of the 16-bit ALU is to simply take an example. Figure 29 shows a block diagram overview of four Am2903's with the appropriate shift matrix control, status register, MAR and the usual interface to a CCU and main memory. This block diagram represents the normal data handling path associated with a simple 16-bit minicomputer. If we expand this block diagram to show what would normally be considered to be the complete 16-bit central processing unit, the block diagram of Figure 30 results. Here, we see the Am2903's surrounded by a typical set of MSI support chips. In addition, the block diagram shows a typical computer control unit as described in Chapter 20 this series. Thus, all of the blocks are

now in place to show a simple 16-bit microcomputer built using the Am2900 family devices. The full design for such a machine is shown in Figure 31.

Figures 31A, Figure 31B and Figure 31C detail the connection of each IC used in this design. Quite simply, the design can be described as follows. Figure 31A represents the microprogram. sequencer portion of the design, U1, U2 and U3 are the instruction register that receive a 16-bit instruction from main memory. U4. U5 and U6 are the mapping PROMs used to decode the OP code portion of the instruction to arrive at a starting address for the microprogram sequencer. The microprogram sequencer is the Am2910 and is shown as U7. The branch address pipeline register is U8, U9 and U10 and can be enabled to the D inputs of the Am2910 sequencer to provide the jump address from microcode. The pipeline register for the instruction inputs to the Am2910 is U14. This machine also has the ability to select the A and B addresses for the Am2903 devices from the microprogram as well as the instruction register and U11 and U12 provide this capability as a part of the pipeline register. U13 is a two line to four line decoder used as part of the control for the A and B address select for the Am2903's. U15 is part of the pipeline register and provides both true and complement outputs for bit 11. U16 and U17 represent a one of sixteen decoder whose output can be applied to the DA bus to allow the implementation of all the bit operations. These include bit set, bit clear, bit toggle and bit test. U18 and U19 are PROM's that provide the ability to enter one of thirty-two preprogrammed constants onto the DA bus. .

Figure 31B is predominately the data handling portion of the design. Here, U20 and U21 represent a data register that receives data from the data bus. U26, U27, U28 and U29 are the four Am2903's that form a 16-bit register/ALU combination. U30 is the carry look ahead generator for the ALU section. U22, U23




Figure 29. Am2903 with Shift Mux and Status Register.




Figure 30.

and U24 represent the status register with the ability to save and restore the flags in main memory. U25 is the condition code multiplexer for the microprogram sequencer. U33, U34, U35 and U36 represent the shift linkage multiplexers that tie together the internal shifters within the Am2903's. U37 is part of the pipeline register and provides both true and complement outputs of a number of the microprogram bits. U38 is part of the carry in logic control such that double length arithmetic operations can be performed. U31 and U32 are the data out register that can be used to accept data from the Am2903s and enable this data onto the data bus. U39 and U40 represent the memory address register and are used to hold the address provided from the CPU to main memory.

The microprogram store is shown in Figure 31C. Here, we have used both the 512 x 8 registered PROM's and 512 x 4 nonregistered PROM's in this design. A total of 68 microprogram bits have been depicted in this design. These are shown so that maximum flexibility is achieved. In most typical designs some 10 to 20 of these bits would not be used. Figure 31C shows four 512-word by 8-bit registered PROM's (U41, U42, U43 and U44), It also shows nine 512-word by 4-bit PROM's represented as U45 through U53.

Perhaps the best way to review the design is to simply understand the function of each of the microprogram control bits. If the purpose of each of these bits is well understood, the design engineer will be well along in understanding the design of the simple minicomputer CPU presented here.

The Microprogram Structure

The microprogram for the design shown in Figure 31 is 68 bits wide. The functions of the microprogram control bits are as follows:

Bits PLO through PLB Rite PI G PL10, PL11

The 9 instruction bits of the Am2903 superslices

The IEN, EA, OEB control inputs of the Am2903 superslices, respectively. PL11 is also connected to the data-in registers (U20 and U21) output-enable. This connection assures that there will be no conflict on the DB pins.

Bits PL12 Select the source for SIO of the Am2903, both through PL14 for shift-up and for shift-down operations. The following table summarizes the functions of (µ12 through µ14) these bits.

Micro 14	prograi 13	n Bits 12	. SIO _n (Shift-down)	SIO _o (Shift-up)
	7 L	L	0	0
L	J. L	H	SIO	SIO _n A
L	_ H	ا ال	QIO	QIOn
L	н	н	Carry	Carry
н	L	L	Zero	Zero
H	L	н	Sign ·	Sign
H	н	L	Not allocated	Not allocated
н	н	н і	1	1

Bits PL15 through PL17 (µ15 through µ17) .

Select the source for QIO of the Am2903, both for shift-up and shift-down operations. The following table summarizes the functions of these hits

Micro	prograi 16	m Bits 15	QIO _n (Shift-down)	QIO _o (Shift-up)
-1/	16	15	(Snin-down)	(Snitt-up)
L	L	L	0	0
L	Ł	н	SIO	SIOn
L	н	L	QIO,	QIO,
L	н	н	Carry	Carry
н	L		Zero	Zero
н	L	н	Sign	Sign
н	Н	L	Not allocated	Not allocated
н	H	н	1	1 1

When LOW, enables the MAR clock input, i.e. Bit PL18 the data appearing on the Y output pins of the Am2903 Superslices™ will be clocked into the MAR at the LOW-to-HIGH transition of the clock pulse.

Bit PL19 When LOW, enables the MAR output onto the Memory Address Bus.

Bit PL20 When LOW, enables the data output register clock, i.e. the data appearing in the Y output pins of the Am2903 Superslices™ will be clocked into the data output registers (U31 and U32) at the LOW-to-HIGH transition of the clock pulse.

Bit PL21 When LOW, enables the data output registers onto the Data Bus.

Bit PL22 When LOW, enables the data-in register clock, i.e. the data appearing in the Data-Bus will be clocked into the data-in registers at the LOW-to-HIGH transition of the clock pulse.

Bits PL24

Bits PL28

Bit PL23 This is the CI input of the Am2910 microprogram sequencer.

This is a 4-bit wide field which can be used through PL27 either for the A-address, for the B-address or for both A and B addresses of the Am2903 superslices.


This is a 4-bit wide field, which can be through PL31 used for either the A-address of the Ami2903 superslice or to designate one of sixteen bits to the DA inputs of the Am2903 superslice via the


Am2921's (µ16 and µ17). Rite Pl 32 Select the source for the Am2903 A-address. according to the table below: and PL33


В	its	A-Address Source
33	32	100
L	L	Data Bus bits 0 through 3
- L	- н	Microprogram bits 28 through 31
Н -	L	Data Bus bits 4 through 7
н	н	Microprogram bits 24 through 27


Bit PL34 Selects the source of the Am2903 B-address. according to the table below:

Bit 34	B-Address Source
L.	Data Bus bits 4 through 7 Microprogram bits 24 through 27













Figure 31c.



B3 PI 35 Is the C., input of the least significant Am2903 via an Am74S157 mux (µ38).

Bit PL41

Bit Pl 42

Rit PI 43

Bit Pl 44

Bit PL45

Bits PL36 Affect the status register input signals, ac-

and PL37 cording to the table below:

В	its	Next Carry	Next Zero, Sign, Overflow		
37	36				
L	L	Previous Carry	Previous Zero, Sign, Overflow		
L	H	Previous SIO ₁₅	Previous Zero, Sign, Overflow		
н	L	Am2903 supers	lices' Output		
н	н	Data Bus bits 0	through 3		

Bit Pt 38 Selects either the carry flip-flop or the PL35 bit for carry in.

Bit Pl 39 When LOW enables the status register output to the data bus bits 0 through 3.

Bit PL40 Controls the output polarity of the one-of-sixteen bit select logic.

> When LOW, enables the Instruction register (U1, U2, U3) clock. The data present at bits 0 through 15 of the Data-Bus will be latched into the Instruction register at the next LOW-to-HIGH transition of the clock pulse.

This is an output signal. When HIGH, it signals the main memory that a memory read is requested.

This is an output signal, When HIGH, it signals to the main memory that a memory write is requested.

Selects the source of the one of sixteen bit decoders (U16 and U17). When LOW, the output of the Am2919 register (U12) containing the previously latched microprogram bits 28 through 31 will be applied to the decoders. When HIGH. the output of the Am2919 register (U3) containing the previously latched Data-Bus bits 0 through 3 will be applied to the decoders.

Selects the Am2903 Superstices*** DA port source. When LOW, the output of the one of sixteen bit decoder (U16 and U17) will be applied to that port. When HIGH, the output of the Am29771 PROM's (U18 and U19) will be applied to the Am2903 DA ports.

These are the RLD and CCEN control inputs Bit PL46 and PL47 of the Am2910 sequencer, respectively. Rits PI 4R These select the condition code according to through PL50 the following table:

	Bits	-T	Condition Code Selected	-
50	49	48		
L	L	L	Carry	_
L	L	н	Sign	
L	н	L	Zero	
L	н	н	Overflow	
н	L	L	į.	
Н.	Ē	H I	Not Allocated	
н.	н -	L		
ü.	ш	яΙ		

Bit PI 51

Is the condition code polarity control. When HIGH, the condition code selected will pass noninverted. When LOW, the selected condition code will be complemented.

Bits PL52 through PL55 Bits PI 56 through PL67

Are the Linguis of the Am2910 sequencer.

This is a 12-bit wide field and it serves usually as the next microprogram address. However, the 5 least significant bits of this field (bits 56-60) serve also as an address field of the Am29771 "constant" PROM's (U18 and U19).

Some Sample Microroutines

Figure 32 shows the microprogram code for a few sample microroutines. Different addressing schemes are demonstrated with the "ADD" operation. All the other arithmetic or logic operations can be easily programmed by substituting the I1-I4 field of the Am2903 with the appropriate function. Since the main memory address is generated by the Am2903 superslices, the internal register No. 15 serves as the program counter.

The following is a description of some sample microroutines. The reader should refer to the description of the microprogram bits given earlier in this chapter and to the data sheets of the Am2910 sequencer and of the Am2903 superslice.

Microword INIT

This microword should be at address 0 and when the machine is reset, the Am2910 will start executing from here. The purpose of this location is to reset the machine program counter (Register 15) to zero. Ultimately more microinstructions can be added, should the necessity of other reset functions arise.

Bits 1-4 (Am2903 I₁-I₄) being 8_H will cause the superslices to generate all zeroes at the F-points (Internal). Bits 5-8 (Am2903 Is-In) being FH will cause this data (all zeroes) to appear on the Y outputs. Bit 9 (IEN) is LOW and therefore, WRITE will be LOW and this data will be written into the internal register selected by the B-address Inputs. Bit 34 is HIGH; therefore, microprogram bits 24-27 will be selected as B address source. Since FH is in these bits, all zeroes will be written into the program counter (Register 15). Bit 18 is LOW; therefore, the data at the Y outputs (all zeroes) wil be latched into the MAR at the next clock pulse. Bits 36 and 37 are set such that the flags will be updated, namely CY=N=OVF=0, Z=1,

Bits 42, 43 are both LOW so no memory reference signal is sent to the main memory (the MAR is still in an undetermined state). Bits 52-55 (Am2910 I) are set to Eu which will force the sequencer to continue to the next sequential address (1) as the CI (bit 23) is HIGH

Bits 21 and 39 are both HIGH to ensure that there is no conflict on the data bus though in this case one of them could be a DON'T-CARE. Bit 38 could also be a DON'T-CARE as the carry is zeroed by the ALU. Making a HIGH in bit 46 enables executing this microstep without disturbing the Am2910 sequencer's internal register which at power-up has no significance but may be important, should a software restart be issued.

All the other bits are DON'T-CARES.

Microword FETCH

This is the first step in the machine instruction fetch routine. In this step, the main memory is addressed by the MAR, a read signal is Issued (bit 42 = HIGH), and the machine instruction (macroinstruction) is placed on the data bus by the memory. It is

	PL	1	CCP	CC	CLEN	RLD	CONS	вп	MMW	MMR	IRE	POL	FDOE	CY=0	Flags
Number of Bits	12	4	1	3	. 1 .	1	1	1	1	1	1	1	1	1	2
Bit No.	58-67	52-55		48-50	41	\$	\$	1	3	4	=	\$	85	88	36-37
INIT	×	E	x	x	x	1	x	×	0	0	x	×	1	0	2
FETCH FETCH + 1	x	E 2	X	X	X	1	X	X	0	1	0	X	1	0	0
ADD	FETCH + 1	7	. x	x	1	1	x	×	0	1	0	×	1	0	2
ADDIMM ADDIMM + 1	X FETCH + 1	E 7	×	×	X 1	1	×	×	0	1	1 0	×	1	0 0	0 2
ADD DIR ADD DIR + 1 ADD DIR + 2	X X ADDIMM + 1	E F 7	×	×	X	1 1 1	×××	×	0	1 0 1	1 1	×××	1	0 0	0
ADD RR1 ADD RR1 + 1 ADD RR1 + 2	X X I ETCH + 1	E F	×	×	X X	1 1 1	×××	×××	.0	0 1 1	1 1 0	X	1	0	0 0 2
tideli vi Anna	i de servicio		, i	. , . :	1000			. !	1.01					1. 2.	

			2903	3		2910	١ ١	Y-D		M	AR					2903				
1.5 1754	Cn	В		R ₂	R ₁	CI	DDBE	ŌĒ	Ē	ŌĒ	E	Q	s	OEB	ĒĀ	ĪĒN	15-8	11-4	I _o	215
Number of Bits	1	1	2	4	4	1	1	1	1	1	1	3	3	1	1	1.	4	. 4	1	9
Bit No.	ક્ષ	8	32-33	28-31	24-27	ន	a	23	8	19	18	15-17.	12-14	=	9	01	2	1	•	illandi in er Anton
INIT	х	1	x	x	F	1	х	1	х	х	0	х	×	х	x	0	F	8	х	_
ETCH ETCH + 1	X 1	1	X	X	F	1.	1	1	1	0	1 0	X	×	0	X	1 0	F	.X	O .	e fee 100
NDD	0	0	0	x	X	1	1.	1	1	0	1	x	x	0	0	0	F	3	0	· ·
ADDIMM ADDIMM + 1	1	1	X	x	F X	1	0	1	1	0	0	X	X	0	X 0	0	F	4 3	0	
ADD DIR ADD DIR + 1 ADD DIR + 2	0 0	1 X X	X X 3	×××	F X F	1 1	0· 1 0	1 1 1	1 1 1	0 X 0	X 0	X X	×	0 1 X	X X 0	0 1 1	F X F	4 4	0 0 X	
ADD RR1	0	x	0	x	x	1	x	.1	1	×	0	X	x	x	0	1	F	6	×	
ADD RR1 + 1 ADD RR1 + 2	0	X	3	X	F	;	0	1	1	0	1	X	X	1	0	0	F	6	X	

2. X = Don't Care.

per visa figure some signature. Eller som som til and the second and attended to

The management of the second s

latched into the instruction register (U1, U2, and U3) at the next cock LOW+o-HOH transition (bit 4 = LOW), it is assumed that if a relatively slow main memory is used, the clock is halted until the data is stable on the data bus and the register set up times are met. We will see in a later chapter how easy it is in implement this requirement using the Am2925 clock generator. The same assumption will also be made in a memory wine cycle.

Bit 9 (Am2903 ÎEÑ) is HIGH; thus, we don't care what the ALU does during this microsie. We prevent the flags from changing by setting bits 36-38 LOW. Also, the registers at the Y output have the E input HIGH (bits 18, 20). Bits 21 and 39 are both HIGH; thus, the data bus is free to accept data from the main memory (bit 425 HIGH, signaling memory read request). The MAR is enabled to the address bus (bit 19 = LOW) and at the next clock, the macroinstruction will be latched into the instruction registers (bit 41 = LOW). The Am2910 sequencer will continue to the next instruction (bits 52-55 = Eu.)

Microword FETCH + 1

This is the second step in the macroinstruction fetch routine. The Instruction already resides in the instruction registers U1, U2 and U3).

The Am2910 sequencer receives a JUMP MAP instruction (bits 52 though 55 = 2). The next microinstruction will begin to execute the present macroinstruction — according to the mapping PROM.

We use this microstep to update (increment) the program counter (Register 15). Bal 3 being HIGH, microprogram bits $2+2^{r_1}$ (r= β_1), will be the B address. The Am2903 $\overline{\rm OEB}$ and I_0 are LOV, therefore, the contents of Register 15 will serve as the S operand for the ALU. C_0 being HIGH, a 4 in the I_1-I_1 field will increment this value. $\overline{\rm EM} = 100$ Wwith $I_2I_3 = 10$ will write this (incremented) value into the same register (R15). At the same time, the MAR is also updated (bit 18 = LOV).

We could update the program counter and the MAR in the previous microstep (location FETCH), but then we had to leave the ALU idle during this microcycle. By adopting the present scheme, we can overlap the first step of the macroinstruction fetch routine (the memory-read cycle) with the execution of the last step of the previous macroinstruction – provided the memory and the data bus are free to perform it. The JUMP MAP cycle is always necessary – and that is why we prefer to update the PC at this step.

Microword ADD

15

This is a sample register-to-register operation. The two operands reside in the internal registers pointed to by the two 4-bit fields of the macroinstruction:

	· · · · · · · · · · · · · · · · · · ·	3
OPCODE	1st Operand and Destination Register Number	2nd Operand Register Number

Bits 32-33 are set LOW, instruction register bits 0-3 are selected as A address. Bit 34 = LOW selects instruction register bits 4-7 as B address (see Fig. above). Bit 1 (i), bit 10 (EA) and bit 11 (CEB) is a real also LOW; therefore, the contents of the selected registers with be presented to the ALU's R and S inputs. Bits 1-4 (i-1, i) = 3, the ALU will perform:

F = R plus S plus Co.

Note that bit 35 and 38 are LOW. With $I_5 \cdot I_8$ (bits 5-8) = F_H and \overline{IEN} (bit 0) = LOW, the result will be written into the internal register pointed at by the B address lines.

Bits 18 and 20 are HIGH and inhibit the MAR and the data out registers from being affected, while bits 36, 37 (=2) allow the flacs to assume values according to the result of the operation.

During the execution of the function required (ADD in this example) we fetch the next OP CODE from the main memory. The MAR is onabled to the address bus (bit 19 = LOW) and a memory read is requested (bit 42 = HIGH). At the end of this microster he next macroinstruction will be latched into the instruction registers (bit 41 = LOW).

The Am2910 sequencer is instructed to select the pipeline register bits 56-67 as the next microprogram address (bits 56-67 = 7, bit 47 = HIGH) where the location of FETCH + 1 (2 in this example) is written. The next step will be JUMP MAP and update

Microword ADD IMMEDIATE

This 2 step microroutine adds the contents of an internal register, pointed at by bits 0-3 of the macroinstruction with its second word, placing the result into the Internal register pointed at by bits 4-7 of the OPCODE.

15		7	43 . (
	OPCODE	Result Register Numbe	2nd Operand r Register Number

First word of the macroinstruction

15 C


Second (next consecutive) word of the macroinstruction

The first step is to read the first operand from the memory (bit 19 = LOW, bit 42 = Hiddh) and to latch it into the data-in register (U20 and U21) (bit 22 = LOW). At the same time the ALU updates (increments) the program counter (register 15) and the MARI (bit 18 = LOW). (Compare the location FETCH + 1). The Am291 sequencer will continue to the next microprogram address (compare to location FETCH + 1).

Location ADDIMM + 1 is the second step of this macroinstruction, It is very similar to location ADD, the only difference is that bit 11 (OEB) is HIGH, selecting the Data-in register as source for the ALU's S operand. The same macroinstruction fetch overfup technique is used again.

Microword ADD DiRect

This is the starting location to execute a macroinstruction where the second word is the address of the operand:



First word of the macroinstruction

Address of the 1st operand

Second (next consecutive) word of the macroinstruction

The first step is to read the second word of the macroinstruction into the Data-in register. This microword is identical to the one written at location ADDIMM.

Microword ADD DIR + 1

The Data-in register now contains the address of the operand. We have to transfer it into the MAR.

With [bit 0] LOW and DES (bit 11) HIGH, the ALU's operand will be the DB bus, e., the Data-in register, $I_{+}I_{+}$ (bit 14) = 4 will pass this input to its output, as C_{n} (bit 3) is LOW. With TEN (bit 9) = HIGH, the WRITE line will be HIGH too, assuring that the internal registers maintain their contents. Since $I_{2}I_{6}$ bit 55 \pm 9 = I_{7} , the ALU output will appear on the Am2503 Y pins. This data which is actually the operand address and will be transferred into the MAR at the next clock cycle. The Am2910 sequencer continues to the next consequitive microston.

Microword ADD DIR + 2

Now we read in the operand from the main memory. The MAR is enabled to address bus (bit 19 = LOW), a memory read signal is issued (bit 42 = HIGH) and the data-in register's clock is enabled (bit 22.= LOW). At the next LOW-to-HIGH transition of the clock, the operand will be placed in the data-in register.

Meanwhile, we need to restore the address of the next macroinstruction in the MAR, Bits 23:33 = 3 select microprogram bits 24:27 as the A address (an F_H is written there); therefore, the internal program counter will be addressed, as EA (bit 10) = LOW. The ALU performs an $F = R + C_D$ with C_D (bit 35) LOW, thus passing the program counter contents to the output. ER (bit 9) = HIGH prevents disturbance of internal An2-203 registers and bit 18 will enable the MAR to receive the next macroinstruction addresses

Note that the situation now is exactly the same as after the first step of ADD IMMediate. The operand is in the data register and the MAR points to the next macroinstruction. Therefore, the An2910 sequencer will address, as the next microstep, location ADDIMM + 1. The step after this will, of course, be FETCH + 1. A total of 5 microsteps were needed to execute this macroinstruction but it occupies only 3 microprogram locations.

It is worthwhile to note here that by adding two more Am2920 registers between the Data-bus and the Address-bus and couple of control-bits in the microprogram, we could shorten the microprogram by one step. In this design we chose not to do no rode to demonstrate the Data-bus to Address-bus path through the ALU.

Appendix

Throughout Chapter 3, a number of AC calculations have been made to show typical speeds for an Am2901 A and Am2903 16-bit ALU configuration. This Appendix shows the latest SWITCHING CHARACTERISTICS for the Am2901A and Am2903.

The typical data on the Am2901A shown in this Appendix supersedes that shown on page 2-12 of the Am2900 Family Data Supersedes that shown on page 2-12 of the Am2900 Family Data Subdifference between the data shown in the typical column of the switching characteristic at the properties of the supershould be 40m.

Microword ADD RR1

The macroinstruction to be excuted here points to the register in which the first operand is written, and also into which the result should be written. The second 4-bit field of the OP-CODE (bits 0-3) points to the register in which the address of the second operand is stored.

15		7	4 3	3.0	0
	OPCODE -	1st Operand and Result Register Number		2nd Operand's Address Register Number	

Bits 32 and 33 are LOW. Therefore, instruction register bits 0-3 will form the A-address. Now we take the contents of this register and place it in the MAR exactly the same way as we did in location ADD DIR + 2 with the program counter. The Am2910 continues.

Microword ADD RR1 + 1 ...

Here we fetch the operand and place it in the Data-in register. At the same time, we restore the program counter into the MAR.

Microword ADD RR1 + 2

Bits 32, 33 = 2 and instruction register bits 4-7 serve as the Address. Bit 34 = LOW; the same instruction register bits serve as B-address, too. Note, that OEE (bit 11) is HIGH; therefore, the ALU R-source will be the Data-in register and the S-source will be the register addressed by A-address. The result (sum), however, will be written to the correct register, as Tip (bit 9) is LOW.

At the same time, the next macroinstruction is fetched in the usuall ocoverlapping way and the next microinstruction to be excuted will be at location FETCH + 1.

Summary

In this design shown in Figure 31, we have demonstrated some of the addressing schemes mentioned in Chapter 1. We used the ADD instruction throughout these examples, but any other arthmetic or logic instruction can be executed, in exactly the same manner by changing the microcode bits 1-4 to the appropriate ALU code.

The reader is encouraged to write several microcode-lines to execute the other addressing modes mentioned in Chapter 1. He will discover that when the result of the macroinstruction is to be written into main memory, the overlapping instruction-fetch is not feasible. In some cases, when the MAR no longer contains the Program Counter value, an additional microstep is needed in order to restore the Program Counter into the MAR. The reader is again encouraged to modify location FETCH in order to save this additional microstep.

The typical switching characteristic data for the Am293 as shown in this Appendix supersedes the data presented in the shown in this Appendix supersedes the data presented in the Am293 Bipolar Microprocessor Silea/Am2910 Microprogram Am293 Bipolar Microprocessor Silea/Am2910 Microprogram have been made to the table for both the combinatorial propagation delays and the set-up and hold times.

Should any questions arise concerning the switching characteristics for either the Am2901A or Am2903, please do not hesitate to contact the AMD factory and ask for Bipolar Microprocessor Marketing or Bipolar Microprocessor Applications.

Am2901A - (MAY 18, 1978)

ROOM TEMPERATURE SWITCHING CHARACTERISTICS

(See next page for AC Characteristics over operating range.)

Tables I, II, and III below define the timing characteristics of the Am2001A at 25°C. The lables are divided into three types of parameters; clock characteristics, combinational delays from inputs to outputs, and sel-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., dock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal recisiers.

All values are at 25°C and 5.0V. Measurements are made at 1.5V with $V_{IL}=0$ V and $V_{IH}=3.0$ V. For three-state disable tests, $C_L=5.0$ pF and measurement is to 0.5V change on output voltage level. All outputs fully loaded.

TABLE I

CYCLE TIME AND CLOCK CHARACTERISTICS

TIME	TYPICAL	GUARANTEED
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle)	55ns	93ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	40MHz	20MHz
Minimum Clock LOW Time	30ns	30ns
Minimum Clock HIGH Time	- 30ns	30ns
Minimum Clock Period	· 75ns	93ns

TABLE II

COMBINATIONAL PROPAGATION DELAYS (all in ns, CL = 50pF (except output disable tests))

			TY	ICAL	25°C,	5.0V					GUARA	NTEE	D 25°	C, 5.0\	,	
To Output	ν.	F3		Ğ, ₱	F=0	OVR	Sh Outs		v	_		G, F	F=0	0.45	Sh Out	
Input			C _{n+4}	G, P	R _L = 270		RAM ₀ RAM ₃	α ₀ α ₃ ~	7.6	F3	Cn+4	G, P	R _L = 270	OVR	RAM ₀ RAM ₃	
A, B	45	45	45	40	65	50	60	_	75	75	70	59	85	76	90	-
D (arithmetic mode)	30	30	30	25	45	30	40	-	39	37	41	31	55	45	59	-
D (1 = X37) (Note 5)	30	30	T -	-	45	-	40	-	36	34	T -	-	51	_	53	-
Cn	20	20	10	-	35	20	30	_	27	24	20	-	46	26	45	-
1012	35	35	35	25	50	40	45		50	50	46	41	65	57	70	_
1345	35	35	35	25	45	35	45	_	50	50	50	42	65	59	70	_
1678	15	-	T -	-	-	-	20	20	26		-	-	-	-	26	26
OE Enable/Disable	20/20	-	4	-	-	-	-	-	30/33	-	-	-	-	-	-	_
A bypassing ALU (I = 2x+)	30	-	-	-	-	-	-	-	35	-	-		-	-	-	-
Clock _ (Note 6)	40	40	40	30	55	40	55	20	52	52	52	41	70	57	71	30

SET-UP AND HOLD TIMES (all in ns) (Note 1)

TABLE III

From Input	Notes	TYPICAL	25°C, 5.0V	GUARANTEED 25°C, 5.0V				
		Set-Up Time	Hold Time	Set-Up Time	Hold Time			
A, B Source	2, 4 3, 5	40 1 _{pw} L + 15	• 0	93 t _{pw} L + 25	0			
B Dest.	. 2,4	1pwL + 15	0	t _{pw} L + 15	0			
D (arithmetic mode)		25	0	70	0			
D (1 = X37) (Note 5)		25	0	60	0			
Cn		40	0.	55	0			
012		30	0	64	0			
¹ 345		30	0 .	. 70	0			
1678	4	tpwL + 15	0	t _{pw} L + 25	0			
RAM _{0.} 3. Q _{0.} 3		15	0	20	0			

Notes 1. See next page

2. If the B address it used as a source operand, allow for the "A, B source" set-up time, if it is used only for the destination address, use the "B dest." set up time.

or setting moses

- 3. Where two numbers are shown, both must be met.
- 4 "fpwL" is the clock LOW time.
 5. DVO is the fastest way to load the RAM from the D inputs. This function is obtained with 1 = 337.
- 6 Using Q register as source operand in arithmetic mode Clock is not normally in critical speed path when Q is not a source.

A. Am2903 SWITCHING CHARACTERISTICS (TYPICAL BOOM TEMPERATURE PERFORMANCE) - (MAY 18, 1978)

Tables IA, IIA, and IIIA define the nominal timing characteristics of the Amp303 at 25°C and 5.0V. The Tables divide to parameters into three types: pulse characteristics for the clock and write enable, combinational delays from input output, and set-up and hold times relative to the clock and write pulse.

Measurements are made at 1.5V with V $_{IL}$ = 0V and V $_{IH}$ = 3.0V. For three-state disable tests, C_{L} = 5.0pF and measurement is to 0.5V change on putput voltage level.

TABLE IA - Write Pulse and Clock Cheracteristics

Time	Ī
Minimum Time CP and WE both LOW to write	15ns
Minimum Clock LOW Time	15ns
Minimum Clock HIGH Time	35ns

TABLE IIA — Combinational Propagation Delays (Alf in ns) . Outputs Fully Loaded, CL = 50pF (except output disable tests)

									-			
To Output From Input	٧	C _{n+4}	G, P	(S) Z	N	OVR	DB	WRITE	QIO ₀ , QIO ₃	SIOo	SIO ₃	SIO ₀ (Parity)
A, B Addresses (Arith. Mode)	65	60	56	-	64	70	33	1.	-	65	69	87
A, B Addresses (Logic Mode)	56	-	46	-	56	-	33	,	-	55	64	81
DA, DB Inputs	39	38	30	-	40	56	-	'	-	39	- 47	60
ĒĀ	38	33	26	-	36	41	-	-	-	36	41	58
Cn	25	21	l -	-	20	38	-	-	-	21	25	48
I ₀	40	31	24	-	37	42	-	15(1)	-	41	39	63
14321	45	45	32	-	44	52	-	17(1)		45	51	68
I ₈₇₆₅	25	-	-	-		-	-	21	22 29(2)	24/17(2)	27/17(2)	24:17(2)
IEN	-	-	-	-	-	-	· -	10		-	-	
OEB Enable/Disable	-	-	-	-	-	-	12/15(2)	-	-	-	,	
OEY Enable/Disable	14/14(2)		-	-	-	-	-	-		-	-	
SIO ₆ . SIO ₃	13		-	-	-	-	-	-	-		19	20
Clock	58	57	40	-	56	72	24	-	28	56	ឌ	76
Y	-		-	16	-	-	-	-	-	-	-	
MSS	25	-	25	-	25	25	-	-	-	24	27	24

Notes: 1. Applies only when leaving special functions.

2. Enable/Disable. Enable is defined as output active and correct. Disable is a three-state output turning off.

3. For delay from any input to Z, use input to Y plus Y to Z.


TABLE IIIA — Set-Up and Hold Times (All in ns)
CAUTION: READ NOTES TO TABLE III. NA = Not Applicable; no timing constraint.

	With Respect to	HIGH-	-row	LOW-to	HIGH		
Input	to this Signal	Set-up	Hold	Set-up	Hold	Comment	
Y	Clock	NA	NA	9	-3	To store Y in RAM or Q	
WE HIGH	Clock	5	Note 2	Note 2	0	To Prevent Writing	
WE LOW	Clock	NA	NA	15	0	To Write into RAM	
A,B as Sources	Clock	19	-3	NA	NA	See Note 3	
B as a Destination	Clock and WE both LOW	-4	Note 4	Note 4	-3	To Write Data only into the Correct B Address	
Q10 ₀ , Q10 ₃	Clock	NA	NA ·	10	-4	To Shift Q	
18765	Clock	2	Note 5	Note 5	-18		
ĪĒN HIGH	Clock	10	Note 2	Note 2	0	To Prevent Writing into C	
IFN LOW	Clock	NA.	NΔ	10	-5	To Write into O	

Trues to the life, and the door inconvenient and attended to on sowic some in eff. Yeld and Direct to rose A est to an

		 and the second	er dead media		
		 		T. De 15	
	11. Y	21.75.73	3.3 0	. 15g 35 c	Light e
			5º 11		

to				er tossastina A	
				In years of all	1



Chapter IV The Data Path — Part II

--- 7

Chapter IV The Data Fells — Pet II

CHAPTER IV

The previous CPU example (See Chapter III) utilized SSI and MSI components to accomplish the shift-linkage, carry control, and status register functions associated with the ALU. These functions can all be implemented with the Am2904 status and shift control unit.

The Am2904 is an LSI device that contains all the logic necessary to perform the shift and status control operations associated with the ALU portion of a microcomputer. These operations include storage for ALU status flags: carry-in generation and selection: data-path, carry bit linkage for shift/rotate instructions; and status condition code generation and selection. The ALU status flags: carry, zero, negative, and overflow; may be stored in either of two registers, a machine status register or a micro status register. The carry-in multiplexer can select the true or complement of the microstatus carry flag or machine status carry flag, as well as an external carry, a logical one, or a logical zero. The shift linkage multiplexers provide paths to rotate/shift single and double length words up, down, around the carry flag, and through the carry flag. The status condition code multiplexer provides tests on the true or complement of any status flag, as well as more complicated logical combinations of these flags to facilitate magnitude comparisons on unsigned and two's complement numbers, and normalization operations.

STATUS REGISTERS

The status registers contained in the Am2904 are shown in the upper portion of Figure 1. Each register is independently controlled by a combination of instruction signals and enable signals.

MICRO STATUS REGISTER (#SR)

The μ SR is enabled when the \overline{CE}_{μ} signal is low. When \overline{CE}_{μ} is low the instruction present on I_{5} through I_{9} will be executed on the LOW to HIGH transition of the Clock input. These instructions fall into three main categories: Bit Operations, Register Operations and Load Operations.

The bit operations allow individual bits of the μ SR to be set or reset. (See Table 1.1).

The register operations allow the μ SR to be loaded from the machine status register, to be set to all one's, reset to all zero's, or swapped with the machine status register. (See Table 1.2).

The load operations allow the μSR to be loaded from the 1 inputs with I_0 complemented, or from the 1 inputs with veriflow retained, $I_{QNR} \rightarrow \mu_{QNR}$ (See Table 1.3). The load operation with I_0 complemented and bused to complement meanthines which use direct subtraction and thus need to complement the carry to obtain a borrow. The load with overflow retained allows a series of antimetic instructions to be executed without the need for a check for overflow after each instruction. If an overflow occurred at any time during the series it will be "trapped." Thus a single test for overflow, at the end of the series, is all that is required.

MACHINE STATUS REGISTER (MSR)

The MSR is enabled when \overline{CE}_M is low. If \overline{CE}_M is low the instruction present on it, brough f_0 will be executed on the LOW to High Transition of the Clock input. Additionally the incinvidual bits of the MSR may be selectively enabled through the use of the Enable inputs \overline{E}_Z , \overline{E}_C , \overline{E}_M and \overline{E}_{DVR} (See Figure 1). This allows all possible combinations of the four status flags to be selectively operated on for maximum flexibility. Thus the instruction specified by f_0 - f_0 only effect the enabled status flags.




Figure 1. Am2904 Block Diagram.

The MSR instructions fall into two main categories: register operations and load operations (bit operations can be implemented through the use of the selective enable control lines).

The register operations allow the MSR to be loaded from the bi-directional Y port, or the μ SR. Additionally the MSR may be set, reset, or complemented (See Table 2.1). These three instructions, combined with the selective enables, allow any combination of MSR bits to be set, reset, or complemented.

The load operations allow the MSR to be loaded directly from the I inputs, from the I inputs with I_C complemented, or from the I inputs for shift through overflow (See Table 2.2). The load with I_C complemented can be used to produce a borrow. The load for shift through overflow loads the zero flag and the negative flag shift through overflow loads the zero flag and the negative flag shift in I inputs while swapping the overflow and carry flags. This allows the shift through overflow operation to be easily implemented.

SHIFT LINKAGE MULTIPLEXERS

The shift linkage multiplexers control bi-directional shift lines SIOn, SIO $_0$ (RAM shifter on the Am2903) and QIOn, O O $_0$ (Q register shifter on the Am2903). To enable the shift linkage nutriplexers the shift enable line $\overline{\bf SE}$ must be low. When $\overline{\bf SE}$ is low the

TABLE 1. MICRO STATUS REGISTER INSTRUCTION CODES.

Table 1-1, Bit Operations.

l ₅₄₃₂₁₀ Octal	μSR Operation	Comments					
10	0 → μ _Z	RESET ZERO BIT					
11	1 → μ _Z	SET ZERO BIT					
12	-0 → μ _C	RESET CARRY BIT					
13	1 → μ _C	SET CARRY BIT					
14	0 → μ _N	RESET SIGN BIT					
15	1 → μ _N	SET SIGN BIT					
16	0 → μ _{OVB}	RESET OVERFLOW BIT					
17	1 → µovr	SET OVERFLOW BIT					

Table 1-2. Register Operations.

i ₅₄₃₂₁₀ Octal	μSR Operation	Comments							
00	$M_X \rightarrow \mu_X$	LOAD MSR TO µSR							
01	1 → µx	SET #SR							
02	$M_X \rightarrow \mu_X$	REGISTER SWAP							
l es	0 → µx	RESET #SR							

Table 1-3. Load Operations.

Table 1 of Edda Operations.								
l ₅₄₃₂₁₀ Octal	μSR '	Comments						
06, 07	$ _Z \rightarrow \mu_Z$ $ _C \rightarrow \mu_C$ $ _N \rightarrow \mu_N$ $ _{OVR} + \mu_{OVR} \rightarrow \mu_{OVR}$	LOAD WITH OVERFLOW RETAIN						
30, 31 50, 51 70, 71	$I_Z \rightarrow \mu_Z$ $I_C \rightarrow \mu_C$ $I_N \rightarrow \mu_N$ $I_{OVR} \rightarrow \mu_{OVR}$	LOAD WITH CARRY INVERT						
04, 05 20-27 32-47 52-67 72-77	$l_Z \rightarrow \mu_Z$ $l_C \rightarrow \mu_C$ $l_N \rightarrow \mu_N$ $l_{OVR} \rightarrow \mu_{OVR}$	LOAD DIRECTLY FROM Iz. Ic. In. IOVR						

Note: The above tables assume CE is LOW.

shift linkage data path will be set-up depending on the state of instruction lines I₁₀ hrough I₂ (See Table 3). These instructions allow single length or double length shifts/rotates either up, or down. Additionally shifts/rotates may be done through or around the MSR carry and negative flag. Special operations exist to provide support for add and shift (milliply) instructions. These instructions select the present carry I₂ (for unsigned multiply), or the Exclusive-OR of the sign flag I₂ with the overflow flag love (for five's complement multiplication).

CONDITION CODE MULTIPLEXER

The condition code multiplier selects one of sixteen possible logical combinations of the μ SR, MSR or I inputs, depending on the state of the μ -Input line. These combinations include the true or complement from of any individual bit in the μ SR, MSR or I inputs. Additionally several more complexed logical operations may be performed to provide magnitude tests on both two's

complement numbers and unsigned numbers. Table 5 lists the conditional test outputs (CT) corresponding to the state of the I₂-I₃ instruction lines. Table 6 lists the possible relations between two unsigned or two's complement numbers and the corresponding status and instruction codes. The three-state conditional test output CT is active only if OE_{CT} is low.

CARRY IN MULTIPLEXER

The Carry output can be selected from one of seven different sources depending on the state of instruction input lines. The seven possible sources are: logical zero, logical one, the μSR carry flag, the complement of the μSR carry flag, the MSR carry flag, the complement of the MSR carry flag, or the external carry input Cx (See Table 4).

TABLE 2. MACHINE STATUS REGISTER INSTRUCTION CODES.

- Table 2-1. Register Operations.

l ₅₄₃₂₁₀ Octal	MSR Operation	Comments
00	YX - MX	LOAD YZ, YC. YN. YOVR
01	1 → M _X	SET MSR
02	$\mu_X \rightarrow M_X$	REGISTER SWAP
. 03	0 → M _X	RESET MSR
05	M _X → M _X	INVERT MSR

Table 2-2. Load Operations.

I ₅₄₃₂₁₀ Octal	MSR Operation	Comments
04	I _Z → M _Z M _{OVR} → M _C I _N → M _N M _C → M _{OVR}	LOAD FOR SHIFT THROUGH OVERFLOW OPERATION
10, 11 30, 31 50, 51 70, 71	I _Z → M _Z I _C → M _C I _N → M _N I _{OVR} → M _{OVR}	LOAD WITH CARRY INVERT
06, 07 12-17 20-27 32-37 40-47 52-67 72-77	I _Z → M _Z I _C → M _C I _N → M _N I _{OVR} → M _{OVR}	LOAD DIRECTLY FROM Iz, Ic IN, IOVR

Note: 1. The above tables assume CEM, EZ, EC, EN. EOVR are LOW.

Y INPUT/OUTPUT LINES

The bi-directional Y data lines may be used for extra data input lines when the Y output buffer is disabled $(\overline{OE}_{Y} \text{ high})$. Additionally, when $I_{3}+I_{0}$ are low, the Y buffer is disabled, interspective of the \overline{OE}_{Y} signal. When the Y buffer is enabled $(\overline{OE}_{Y}$ is low) the Y data lines are selected from the MSR, μSR , or I input lines depending on the state of instruction lines I_{3} and I_{4} (See Table 7).

TABLE 3. SHIFT LINKAGE MULTIPLEXER INSTRUCTION CODES.

	110	l ₉	I ₈	17	16	M _C RAM Q	sioo	SIOn	QIOo	QIOn	Loaded Into M _C	
	0	0	0	0	0	MSB LSB MSB LSB	z	0	z	0		
	0	0	0	0	1.		z	1	z	.1		
	0	0	0	1	0		z	0	z	M _N	SIOo	
	0	0	0	1	1	·	z	1	z	SIO.		
	0	0	1 .	0	0		z	M _C	z	SIO		
	0	0	1	0	1		z	MN	z	SIO.		
	0	0	1	1	0	·	z	. 0	z	SIO		
	0	0	1	1	1		-z	0	z	SIO	. QIO ₀	
	0	1	0	0	0		z	SIO	z	QIO.	SIO _o	
	0	1	0	0	1019		z	Mc	Z	QIO.	SIO _o .	
-	0	1	0	1.	0		Z	SIO	z .	QIO.	(C-/:	
	0 -	1	0	1	1		z	l _c	z	SIO.	225	
	0	1	. 1	0	0		z	M _C	z	SIO	QIO _o	
	0	1	1	0	1		z	QIO.	z	SIO	QIO ₀	
	0	1	1	1	0		z	IN # IOVR	z	SIO		
	0	1	1	1	1		z	QIO _o .	z	SIO		
	1	0	0	0	0	MSB LSB MSB LSB	. 0	z	0	z	SIOn	
	1	0	0	0	1		1	z	1	z	'SIO _n	
	1	0	0	1	0		. 0	Z	0	z	1 7 - 0,	
	1	0	0	1	1		1	z	1	z		
	1	0	1	0	0		QIO,	z	0.	Z .	SIOn	
	1	0	1	0	1		QIO,	z	1 .	z	SIOn	
	1	0	1	1	0		010,	z	0	z		
	1 -	0	43	÷ 1	€ 1		QIO _n	z	1	z	TAELS	
-	1	1	0	0	0		SIOn	z	OIO _n	z	SIO _n	
	1	1	0	0	1		Mc	z	QIOn	z	SIOn	140
	1	1	0	1	0		SIOn	z	010,	z	5.49	
	1	1	0	1	1		Mc	z	0	z	7	
	1	1	1	0	0		QIOn	z	Mc	z	SIOn	
	1	1	1	0	1		QIOn	z	SIOn	z	SIOn	
	1	1	1	1	0		QIOn	z	Mc	z		
	1	1	1	1	1		QIOn	z	SIOn	z		

TABLE 4. CARRY-IN CONTROL MULTIPLEXER INSTRUCTION CODES.

112	111	l ₅	l ₃	l ₂ '	11	C ₀
0	0	X	x	x	x	0
0	1	x	×	×	. x	1
1	0	x	X	X	×	Cx
1	1	0	0	X	x	μc
1	1	0	х	1	x	μc
1	1	0	x	X	1	μc
1	1	0	1	0	0	Ψc
1	1	1	0	×	x	Mc
1	1	1	X	- 1	×	Mc
1	1	1 -	X	×	1	Mc
1	1	1	1	0	0	Mc

TABLE 5. CONDITION CODE OUTPUT (CT) INSTRUCTION CODES.

I ₃ -0 HEX	13	l ₂	11	10	i ₅ = i ₄ = 0	i ₅ = 0, i ₄ = 1	i ₅ = 1, i ₄ = 0	l ₅ = l ₄ = 1
0	0	0	0	0	(µ _N ⊕µ _{OVR}) + µ _Z	(µn⊕µovr) + µz	(M _N ⊕ M _{OVR}) + M _Z	(IN ⊕ IOVR) + I
1	0	0	0	1	(µn⊙µovr) • Дz	(μ _N ⊙μ _{OVR}) • μ _Z	(MNO MOVA) · MZ	(INO love) - Tz
2	٥	0	1	0	μn⊕μovr	μn⊕μova	M _N ⊕ M _{OVR}	In O lova.
3	0	0	1'	1	им⊙ноvв	μν⊙μονα πουσουρ	M _N O M _{OVR}	In@lova
4	۰	1	0	0	μZ	#Z	Mz	lz /
5	0	1	0	1	μZ	μ,	™ ₂	Tz
6	0	1	1	0	HOVR	HOVR	· MOVR	lova
7	0	1	1	1	Pove	POVR	MOVE	Tova
8	1	ò	0	0	HC + HZ	HC + HZ	Mc + Mz	T _C + I _Z
9 .	,	ō	0		μC·μZ		M _C ·M _Z	
A	:	n				μc·μz		lc •Tz
â	:	0			₽C	μc -	Mc 1 9	lc :
		٠	•	٠,	₽c .	βC	Mc	T _C
С	1	1	0	0	FC + μZ	FC + μz	M _C + M _Z	Tc + Iz
D	1	1	0	1	μ _C ·μ _Z	μc• μz	M _C ·M _Z	Ic • Tz
E	1	1	1	0	In ⊕ M _N	#N	MN	I _N
F	1	t	1	1.	In⊙ Mn	μn	MN	TN

TABLE 6. CRITERIA FOR COMPARING TWO NUMBERS FOLLOWING "A MINUS B" OPERATIONS.

	For Un:	signed Numb	ers	For 2's Comple	ment Numbe	ers
		l ₃₋₀			13.0	
Relation	Status	CT = H	CT = L	Status	CT = H	CT = L
A = B	Z - 1	4	5	Z = 1	4	5
A = B	Z = 0	5	4	Z = 0	5	4
A > B	C = 1	A	В	N⊙OVR = 1	3	2
A < B	C = 0	В	A	N ⊕ OVR = 1	2	3
A > B	C • Z = 1	D	С	(N ⊙ OVR) • Z = 1	1	0
A S B	C + Z = 1	С	D	(N () OVR) + Z = 1	0	1

 ^{⊕ =} Exclusive NOR
 H = HIGH
 Note For Am2910, the CC input is active LOW, so use I₃₋₀ code to produce
 ⊕ = Exclusive NOR
 L = LOW
 CT = L for the desired test.

TABLE 7. Y OUTPUT INSTRUCTION CODES.

OE'	15	I ₄	Y Output	Comment
1 00	x	x	or 11 Z 1011/2	Output Off High Impedance
0	0	×	$\mu_i \rightarrow Y_i$	See Note 1
0	1	0	$M_i \rightarrow Y_i$	
0	1	1	$i_i \rightarrow Y_i$	

Notes: 1. For the conditions:

I₅, I₄, I₃, I₂, I₁, I₀ are LOW, Y is an input. OE_Y is "Don't Care" for this condition.

2. X is "Don't Care" condition.

TIMING ANALYSIS

In the previous chapter a timing analysis was presented with the shift-linkage, carry-control, and status registers implemented in SSI and MSI. This timing analysis will be repeated with the SSI and MSI logic replaced with the Am2904. Tables 8.1, 8.2, 8.4 and 8.5 list the typical AC characteristics of the registers, Am2902A, Am2901A, Am2903, and Am2904 used in these calculations. Table 8.3 lists the assumed AC characteristics for the set-up time of the Am2904.

Figure 2 illustrates the timing analysis for an Am2901A based design. The analysis begins with the LOW to HIGH transition of the system clock. All signals must be valid for the next LOW to HIGH transition of the system clock, i.e. one-microcycle later.

Figure 3 illustrates a similar timing analysis for the Am2903. The results of both analysis are listed in Table 9.

USING THE Am2904 IN A 16-BIT DESIGN

Perhaps the best technique for understanding the Am2904 is to simply compare 16-bit ALU designs with and without the Am2904. The first design, Figure 4a, is an example of a 16-bit CPU design using SSI/MSI parts instead of the Am2904. In Figure 4b, the second 16-bit CPU design, the Am2904 is shown replacing the SSI/MSI. The Am2904 substitutes for the appropriate shift matrix control and status registers. A more detailed comparison may be obtained by referring to the 16-bit ALU designs in Chapter III and the one in Appendix C of this chapter. To understand the Am2904 further, the usage of the Am2904 is described through the microprogram bits in the microprogram structure and shown later in the actual microprograms.

TABLE 8-1. STANDARD DEVICE SCHOTTKY SPEEDS.

Device and Path	Min.	Тур.	Max.
S-REGISTER Clock to Output OE to Output Set-up	5	9 13 2	15 20
Am2902A Cn to Cn+x, Y, Z G, P to G, P G, P to Cn+x, Y, Z	****** ****/	7 7 5	11 10 7

TABLE 8-2. Table 100 to PRELIMINARY SWITCHING CHARACTERISTICS.

Combinational Delays (ns)

From (Input)	To (Output)	tod
IZ IC IN IOVR	Yz YC YN YOVR	20
CP	Yz. Yc. Yn. Yova	30
l ₄ , l ₅	Yz. Yc. Yn. Yova	23
Iz. Ic. In. IOVR	ст	30
CP	СТ	30
10-15	СТ	30
Cx	Co	12
CP	C _O	20
1.2.3.5.11.12	Co	24
SIOn. QIOn	SIOo	16
SIO _o . QIO _o	SIOn	16
Ic. In. IOVA	SIOn	20
SIOn. QIOn	010 ₀	16
SIO ₀ , QIO ₀	QIO _n	16
CP -	SIO _o , SIO _n QIO _o , QIO _n	21
1 ₆ -1 ₁₀	SIO ₀ . SIO _n QIO ₀ . QIO _n	19

TABLE 8-3. ASSUMED SET-UP TIME.

Input	TS .
IOVR, IZ, IN, IC	20ns

^{*}The actual set-up times where not available at the time this was written See current data sheets for correct timing on these signals.

Am2901A -- (MAY 18, 1978)

ROOM TEMPERATURE SWITCHING CHARACTERISTICS

Tables I, II, and III below define the timing characteristics of the Am2901A at 25°C. The tables are divided into three types of parameters; clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

All values are at 25°C and 5.0V. Measurements are made at 1.5V with VIL = 0V and VIH = 3.0V. For three-state disable tests, Ct = 5.0pF and measurement is to 0.5V change on output voltage level. All outputs fully loaded.

TABLE I

CYCLE TIME AND CLO	OCK CHARA	CTERISTICS
TIME	TYPICAL	GUARANTEED
Read-Modify-Write Cycle (time from selection of A, B registers to end of cycle).	55ns	93ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	40MHz	20MHz
Minimum Clock LOW Time	30ns	30ns
Minimum Clack HIGH Time	30ns	30ns
Minimum Clock Period	75ns	93ns

PRODUCTO UNITAR AUGUSTO Y TO BIAN

COMBINATIONAL PROPAGATION DELAYS (all In ns. Cr. = 50oF (except output disable tests))

2.	TYPICAL 25°C, 5.0V								GUARANTEED 25°C, 5.0V							
To Output		-		G, P	F=0		Shift Outputs		1.85	91			F=0	24.6	Shift Outputs	
From Input	*	F3	Cn+4	G, P	R _L = 270	OVR	RAM ₀ RAM ₃	α ₀	· .	F3	F3 Cn+4	G, P	RL= 270	OVR	RAM ₀ RAM ₃	Q0 Q3
A, B	45	45	45	40	65	50	60	-	75	75	70	59	85	76	90	-
D (arithmetic mode)	30	30	30	25	45	30	40	-	39	37	41	31	55	45	59	-
D (1 = X37) (Note 5)	30	30	-	-	45	-	40	_	36	34	-	_	51	-	53	-
Cn	20	20	10	-	35	20	30	-	27	24	20	_	46	26	45	-
l012	35	35	35	25	50	40	45	_	50	50	46	41	65	57	70	-
1345	35	35	35	25	45	35	45	_	50	50	50	42	65	59	70	-
1678	15	-	-	-	-	-	20	20	26	-	-	-	-	-	26	26
OE Enable/Disable	20/20	-	Γ-	-	-	-	-	-	30/33		-	-	-	-	Ι-	-
A bypassing ALU (I = 2xx)	30	-	-	-	-	-	-	-	35	-	-	-	-	-	-	-
Clock _ (Note 6)	40	40	40	30	55	40	55	20	52	52	52	41	70	57	71	30

TABLE III SET-UP AND HOLD TIMES (all in ns) (Note 1)

From Input	Notes	TYPICAL :	25°C, 5.0V	GUARANTEED 25°C, 5.0V			
		Set-Up Time	Hold Time	Set-Up Time	Hold Time		
A, B Source	2, 4 3, 5	40 t _{pw} L + 15	0	93 t _{pw} L + 25	v. · · · · · 0 · · ·		
B Dest.	2, 4	JpwL + 15	0	t _{pw} L + 15	0		
D (arithmetic mode)		25	0	70	0		
D (I = X37) (Note 5)		-25	0	60	0		
Cn		40	0	55	0		
J ₀₁₂		30	0	64	0		
1345		30	0	.70	0		
¹ 678	4	tpwL + 15	. 0	t _{pw} L + 25	0		
RAM ₀ , 3. Q ₀ , 3		15	0	20	0		

ource operand, allow for the "A, B source" set-up time; if it is used only for the destination address, use

"B dest." set-up time.

3. Where two numbers are shown, both must be met.

4. "tpwL" is the clock LOW time.
5. DV0 is the fastest way to load the RAM from the D inputs. This function is obtained with 1 = 337.

Using Q register as source operand in arithmetic mode. Clock is not normally in critical speed path when Q is not a sou

TABLE 8-5.

A. Am2903 SWITCHING CHARACTERISTICS (TYPICAL ROOM TEMPERATURE PERFORMANCE) - (MAY 18, 1978)

Tables IA, IIA, and IIIA define the nominal timing characteristics of the Am2903 at 25°C and 5.0V. The Tables divide the parameters into the types; pulse characteristics for the clock and write enable, combinational delays from input to output, and set-up and hold times relative to the clock and write pulse.

Measurements are made at 1.5V with $V_{\rm IL}=0$ V and $V_{\rm IM}=3.0$ V. For three-state disable tests, $C_{\rm L}=5.0$ pF and measurement is to 0.5V change on output voltage level.

TABLE IA - Write Pulse and Clock Characteristics

Time	
Minimum Time CP and WE both LOW to write	15ns
Minimum Clock LOW Time	15ns
Minimum Clock HIGH Time	35ns

TABLE IIA — Combinational Propagation Delays (All In ns)
Outputs Fully Loaded, CL = 50oF (except output disable tests)

To Output From Input	Y	Cn+4	Ğ , ₱	(S) Z	N	OVR	DB	WRITE	alo ₀ , alo ₃	SIO	SIO3	SIO ₀ (Parity)
A, B Addresses (Anth. Mode)	65	60	56	-	64	70	33	-		65	69	87
A, B Addresses (Logic Mode)	56	=	46	-	56	-	33	-	-	55	64	81
DA, DB Inputs	39	38	30	-	40	56		-	-	39	47	60
ĒĀ	38	33	- 26	-	36	41	-	-		36	41	58
Cn	25	21	-, 1	-	20	38	-		-	21	25	48
l _o	40	31	24	-	37	42	-	15(1)	-	41	39	63
14321	45	45	32	-	44	52	-	17(1)	-	45	51	68
I ₈₇₆₅	25	-	-	-	-	-	-	21	22/29(2)	24/17(2)	27/17(2)	24/17(2)
IEN	-	-	-	-	-	-	-	10	-	-	-	-
OEB Enable/Disable	-		-	-	-		12/15(2)			-	-	-
OEY Enable/Disable	14/14(2)	-	-	-	-	-	-	-	-	-	-	-
SIO, SIO,	13	-	-	-	_	-	-	-	-	-	19	20
Clock	58	57	40	-	56	72	24	-	28	56	63	76
Υ	1-		-	16	-	-	-	Ē	-	-	-	-
MSS '	25	. 1 -	25	-	25	25		-		24	27	24

Notes: 1. Applies only when leaving special functions.

2. Enable/Disable, Enable is defined as output active and correct. Disable is a three-state output turning off.

3. For delay from any input to Z, use input to Y plus Y to Z.

TABLE IIIA — Set-Up and Hold Times (All in ns)
CAUTION: READ NOTES TO TABLE III. NA = Note Applicable; no timing constraint.

- 1	With Respect to	HIGH	to-LOW	LOW-to	HIGH	Comment	
Input	to this Signal .	Set-up	Hold	Sot-up	Hold		
Y	Clock	NA	NA	9	-3	To store Y in RAM or Q	
WE HIGH	Clock	5	Note 2	Note 2	0	To Prevent Writing	
WE LOW	Clock	NA	NA	15	0	To Write into RAM	
A,B as Sources	Clock	19	-3	NA	NA	See Note 3	
B as a Destination	Clock and WE both LOW	-4	Note 4	Note 4	-3	To Write Data only into the Correct B Address	
Q10 ₀ , Q10 ₃	Clock	NA	NA .	10	-4	To Shift Q	
18765	Clock	2 .	Note 5	Note 5	-18		
IEN HIGH	Clock	10	Note 2	Note 2	0	To Prevent Writing into Q	
IEN LOW	Clock	NA	NA	10	-5	To Write into Q	




Figure 2-1.




Figure 2-2.




Figure 2-3.





Figure 2-4.



١

Figure 2-5.




Figure 3-1.




Figure 3-2.




Figure 3-3.




Figure 3-4.





Figure 3-5.






Figure 4b.

Bits PL20

Bit Pt 25

through PL23

TABLE 9. TIMING ANALYSIS SUMMARY (ns),

Operation	Am2901A	Am2903
Logic	94	101
Arithmetic	109	131
Logic w/Shift	100	138
Two's Complement Arithmetic with Shift Down	113	161
Magnitude only Arithmetic with Shift Down	109	142

THE MICROPROGRAM STRUCTURE

The functions of the pipelined (PL) microprogram bits are illustrated in Figure 5 and as follows:

Bits PL0 This is a shared control field. The field is used through PL11 for branching to a microprogram address or to load the CCU counter or control bits for VO.

load the CCU counter or control bits for #0.

Bit PL12 The shared control field is determined by PL12, LOW for branching and counting or

HIGH for I/O control.

Bit PL13 When LOW, enables the WRITE output and allows the Q Register and Sign Compare flip-flop to be written into.

Bits PL14 The CEμ and SE control inputs of the Am2904, and PL15 respectively. CEμ enables the Micro Status Register. SE enables the Am2904 shift opera-

tions.

Bits PL16 CCU Next Address. through PL19

CCU Multiplex test select.

Bit PL24 This bit determines the polarity of the incoming test signal to the CCU.

Active LOW Instruction Register enable.

Bits PL26 CCU multi-way branching select. through PL29

Bits PL30 Selects the ALU operand sources. through PL32

PL30	PL31	PL32	ALU Operand R	ALU Operand S
L	L	L	RAM Output A	RAM Output B
L	L	н	RAM Output A	DB ₀₋₃
L	н	x	RAM Output A	Q Register
н	L.	L	DA ₀₋₃	RAM Output B
н	L	н	DA ₀₋₃	DB ₀₋₃
н	н	x	DA ₀₋₃	Q Register

L = LOW . H = HIGH X = Don't Care

Bits PL33 Selects the ALU functions. through PL36

14	l ₃	12	4	Hex Code	Hex Code ALU Function						
					10 = L	Special Functions					
٠.	١.	٠.	-	Ů,	10 = H	F _i = HIGH					
Ĺ	L	L	H	1	F = S Min	nus A Minus 1 Plus C _n					
L	L	н	L.	2	F - R Mi	nus S Minus 1 Plus C _n					
L	L	н	н	. 3	F = R Plu	us S Plus C _n					
L	н	L	L	4	F = S Plu						
L	н	L	н	5	F=SPk	ıs C _n					
L	н	н	L	6	F = R Plu						
L	Н	н	н	7	F = A Pi	ıs C _n					
н	L	L	L	8	F; = LOV	٧					
Н	L	L	н	. 9	Fi = Ri A						
Н	L	Н	L	· A		XCLUSIVE NOR S					
н	L	Н	н	В	Fi - Ri E	XCLUSIVE OR S					
н	Н	Ĺ	L	С	Fi = Ri A	ND Si					
н	Н	ī	н	D	Fi = Ri N	IOR Si					
н	H	H	L	E	Fi = Ri N	IAND S;					
н	н	н	н	F	Fi = RiC	OR S _i					

L = LOW H = HIGH i = 0 to 3

Bits PL37 Selects the ALU destination controls.

ad a penderal and the transfer of the

through 40

,	4	ų,	ı,	Hez Code	Special Function
ι	ι	ī	ī	•	Longon Makey
·	ī	н	ï	7	Two's Complement Multiply
ī	н	L	·	4	One or Two
L	н	L	н		EignTilegrande Teo a Comptement
ı	н	н	ı	•	Two s Complement
H	1	ī	ī	•	Single Langth Normakira
H	L	н	·	٨	Double Langth Normalize and First Divide Op
н	н	L	ī	c	Two a Complement Drede
н	н	н		E	Two s Complement Divide, Correction

Bits PL41 This 4-bit wide field is used for the A-address through PL44 source.

Bits PL45 This 4-bit wide field is used for the B-address through PL48 source.

through PL52 dress into which new data is written.

Bit PL53 Am2903 control input OE_V. When LOW enables

This 4-bit wide field is the B destination ad-

Bit PL53 Am2903 control input \overline{OE}_Y . When LOW enables the ALU shifter output data onto the Y bus.

Bits PL54 Am2904 instruction code field. through PL59

Bits PL49

Bits PL60 Am2904 shift linkage multiplexer instruction through PL63 code field.

Bits PL64 Am2904 "carry-in" control multiplexer field. and PL65

Bits PL66 The $\overline{\text{CE}}_{\text{M}}$, $\overline{\text{OE}}_{\text{CT}}$, $\overline{\text{OE}}_{\text{Y}}$ -control inputs of the through PL68 Am2904, respectively.

Bit PL69 This bit when LOW, enables bits PL74 through PL89 onto the Am2903 DA Bus.

Bit PL70 When LOW, zeros the carry in's to the Am2903 slices.

Bit PL71 When HIGH, enables a status register used in BCD calculations.

Bit PL72 When LOW, clears the status register.

Bit PL73 When LOW, enables Am2909/11 registers.

Bits PL74 This field contains a 16-bit constant from m through PL89 crocode that is passed to the Am2903's via the DA bus. Constant is enabled by PL69.

 I_0 OR I_1 OR I_2 OR I_4 = HIGH, $\overline{I_{EN}}$ = LOW

	j.,		·	J			510	3	٠ ٧,		Y2						Q Reg &	1	1
4		Hex Code	ALU Shifter . Function .	Most Sig. Silce	Other	Most Sig. Stice	Other Slices	Most Sig. Silce	Other	٧,	Y	SIO ₀	Write	Shifter Function	ao,	CHO ₀			
Ť	-		t	Ť	-	AND FRONT	hou	hou	F,	540,	5103	Fy	F ₂	F,	Fo	T	Hold	He-Z	H-Z
7	-7	-		H		Log F/2-Y	ingul	Post	5103	SIO,	F	F ₃	F2	F,	Fo	-	Hold	H-Z	H-Z
T			н	τ.	2	And FR-Y	hod	Mond	5	50,	SIO,	F3	· F2	F,	Fa .		Log. 0/20	Input	90
1	-1	-	H	н	3	Log F/2-Y	hou	MON	5101	5103	F3	F,	F.	F,	Fo		Leg Q/2Q	Input	90
1	-	-		7		F-Y	heul	hou	- 6	Fa		F ₂	F,	Fo	Party		Hold	He-Z	H-Z
Ť	-	-	÷	H	- 5	F-Y	trout	hout	F	5	F,	F2	. F.	Fa	Party	н	Feb 03-0	Input	00
τ	- 7	7	H -	τ		F-Y	hou	mout	6	F.	F,	F2	F,	F.	Party	н	F-Q	H-Z	H-Z
-		-	н -	H	7	F-Y	hou	mout	6	F.	F.	F,	F,	F.	Party	-	F-Q	H-Z	H-Z
H			÷	÷	-	And 2F -Y	52		F2		F.	F,	1 50	SXO	hout	ī	Hold	He-Z	H-Z
H	-		-	H		Leg 2F-Y		15	7,	F,	F1	F,	Fo.	5400	Input	L	Hold	H-Z	H-Z
H	7	. 7	H -	1	- A	Aven 2F-Y	F,	F2	F	F,	F	F,	70	SXO	Ppd	L	Log 20-0	03	Post
H	7	7	н	н	-	Log 2F-Y		1.5		6		1 .	Fo	5104	Post	L	Log 20-0	9	Input
H	-	-	_	T	ė-	F-Y	F3	6.0	F2	*,	F	F.	F	10	162	н	Hold	H-Z	14-Z
H	F	-	-	H-	-0-	F-Y		F. 1	6	F.	6	F.	16.	150	16-2	н	Log 20-0	a,	Pro-
H	F	7	H			SIO0-Y0 Y1. Y2 Y3	SiO ₀	500	500	500	510a	5IOn	150	50.	Ingul	ī	Hold	H-Z	H-2
H		•	-	H		F-Y	F1 -	F	F. 1	6	F	1 .	15.	Fa	H-Z	L	Hold	16 Z	H-Z

44 2 69 65 64 65 62 61 60 79 78 77 76 75

SOME SAMPLE MICROROUTINES

The following algorithms are implemented using the Am2903 Superslices™ and Am2904 status and shift control unit. The algorithms were developed with the aid of AMDASM on System 29. All algorithms assume values and constants to be initialized prior to the entrance of the algorithms. Appendix A relates the actual microcode to the microword fields. Appendix B is the AMDASM Phase 1 and Phase 2 listings of the microprograms and the definitions of mnemonics. Figure 4b is a block diagram of the CPU hardware including the Am2904 Status and Shift Control Unit from which the microroutines were developed. A detailed diagram of the CPU hardware is in Appendix C. .


Normalization, Single- and Double-Length

Normalization is used as a means of referencing a number to a fixed radix point. Normalization strips out all leading sign bits such that the two bits immediately adjacent to the radix point are of opposite polarity.

Normalization is commonly used in such operations as fixed-tofloating point conversion and division. The Am2903 provides for normalization by using the Single-Length and Double-Length Normalize commands. Figure 6a represents the Q Register of a 16-bit processor which contains a positive number. When the Single-Length Normalize command is applied, each positive edge of the clock will cause the bits to shift toward the most significant bit (bit 15) of the Q Register. Zeros are shifted in via the QIO0 port. When the bits on either side of the radix point (bits 14 and 15) are of opposite value, the number is considered to be normalized as shown in Figure 6b. The event of normalization is externally indicated by a HIGH level on the Cn+4 pin of the most significant slice (Cn+4 MSS = Q3 MSS ¥ Q2 MSS).

There are also provisions made for a normalization indication via the OVR pin one microcycle before the same indication is available on the Cn+4 pin (OVR = Q2 MSS ¥ Q1 MSS). This is for use in applications that require a stage of register buffering of the normalization indication.

Since a number comprised of all zeros is not considered for normalization, the Am2903 indicates when wuch a condition arises. If the Q Register is zero and the Single-Length Normalization command is given, a HIGH level will be present on the Z line.



The sign output, N. indicates the sign of the number stored in the Oregister, O.3 MSS. An unnormalized negative number (Figure 7a) is normalized in the same manner as a positive number. The device interconnection for single-length normalization is southned in Figure 8. During single-length normalization, the number of hits performed to achieve normalization can be counted and stored in one of the working registers. This can be achieved by forcing a HIGH at the Cn input of the least significant sice, since during this special function the ALU performs the function [8] + Cn and the result is stored in B. Figure 9 illustrates the single-length normalize. However, the microcode is shown in Figure 10. Microcode for both single and double normalization can be reduced by one step by testing for zero during passing of number into Q.

Normalizing a double-length word can be done with the Double-Length Normalize command which assumes that a user-selected RAM Register contains the most significant portion of the word to be pormaized while the O Register holds the least significant half (Figure 11.) The device interconnection for couble-length normalization is shown in Figure 12. The Cn+4, OVR, N, and Z oulputs of the most significant slice perform the same functions in double-length normalization as they did in single-length normalization except that Cn+4, OVR, and N are derived from the output of the ALU of the most significant slice in the case of double-length normalization, instead of the O Register of the most significant slice as in single-length normalization. A high-level Z line in double-length normalization reveals that the outputs of the ALU and O Register are both zero, hence indicating that the double-length word is zero.

When double-length normalization is being performed, shift counting is done either with an extra microcycle or with an external counter. Figure 13 illustrates the double-length normalize flowchart and Figure 14 shows the microcode.




Figure 8. Single Length Normalize.

Unsigned Multiply

This Special Function allows for easy implementation of unsigned untilipidation. Figure 15 is the unsigned multiply flow chart. The algorithm requires that initially the RAM word addressed by Address port B be zero, that the multiplier be in the Q Register, and that the multiplicand be in the register addressed by Address port A. The initial conditions for the execution of the algorithm are that: 1) register R₁ be reset to zero: 2) the multiplicand be in R₂ and 3) the multiplier be in R₃. The first operation transfers the

multiplier, R₁₅, to the O Register. The Unsigned Multiply instruction is then executed 16 times. During the Unsigned Multiply instruction, R1 is addressed by RAM address port B and the multiplicand is addressed by RAM address port A.

When the unsigned Multiply command is given, the Z pin of device 1 becomes an output while the Z pins of the remaining devices are specified as inputs as shown in Figure 18. The Z output of device 1 is the same state as the least significant bit of the multiplier in the Q Register. The Z output of device 1 informs




Figure 9. Single Length Normalize.



Figure 10.




Figure 11. Double Length Word.




Figure 12. Double Length Normalize.




Figure 13. Double Length Normalize.

- 1	1	
0148		DLN R15,R15,OFF & CONT & SHOLD
0149		MAZ & T & CJP & GOTO ABORT
014A		LOW R2 & MAC & T & CJP & GOTO END2
014B		DLN R15.R15 & SDUL & MAO & T & CJP & GDTO JUMP1
014C	LODP4	DLN 915.R15 & SOUL & MIO & T & CJP & GOTO JUMP1
0140		PAR R2.R2 & JP ONE & GOTO LOOP4
014F	JUMP1:	PAR R2.R2 & CONT ONE
014F		SDRO R15, R15 & SDMS & END

Figure 14.




Figure 15. Unsigned 16 X 16 Multiply.

the ALUs of all the slices, via their Z pins, to add the partial product (referenced by the B address port) to the multiplicand (referenced by the A address port) if Z = 1. If Z = 0, the output of the ALU is simply the partial product (referenced by the B address port). Since Cn is held LOW, it is not a factor in the computation. Each positive-going edge of the clock will internally shift the ALU outputs toward the least significant bit and simultaneously store the shifted results in the register selected by the B address port, thus becoming the new partial sum. During the down shifting process. the Cn+4 generated in device 4 is internally shifted into the Ya position of device 4. At this time, one bit of the multiplier will down shift out of the QIO₀ ports of each device into the QIO₃ port of the next less significant slice. The partial product is shifted down between chips in a like manner, between the SIOn and SIO2 ports, with SIO2 of device 1 being connected to QIO2 of device 4 for purposes of constructing a 32-bit long register to hold the 32-bit product. Shifting of the partial product between the B address and Q registers are accomplished via the Am2904. At the finish of the 16 x 16 multiply, the most significant 16 bits of the product will be found in the register referenced by the B address lines while the least significant 16 bits are stored in the O Register, Using a typical Computer Control Unit (CCU), as shown in Appendix C, the unsigned multiply operation requires only two lines of microcode, as shown in Figure 16, and is executed in 17 microcycles.



Two's Complement Multiplication

The algorithm for two's complement multiplication is illustrated by Figure 17. The initial conditions for two's complement multiplication are the same as for the unsigned multiply operation. The Two's Complement Multiply Command is applied for 15 clock cycles in the case of a 16 x 16 multiply. During the down shifting process the term N Y OVR generated in device 4 is internally shifted into the Y3 position of device 4. The data flow shown in Figure 18a is still valid. After 15 cycles, the sign bit of the multiplier is present at the Z output of device 1. At this time, the user must place the Two's Conclement Multiply Last cycle command on the instruction lines. The interconnection for this instruction is shown in Figure 18b. On the next positive edge of the clock, the Am2903 will adjust the partial product, if the sign of the multiplier is negative, by subtracting out the two's complement representation of the multiplicand. If the sign bit is positive, the partial product is not adjusted. At this point, two's complement multiplication is completed. Using a typical CCU, as shown in Appendix C, the two's complement multiply operation requires only three lines of microcode, as shown in Figure 19, and is executed in 17 microcycles.

TWO'S COMPLEMENT DIVISION

The division process is accomplished using a four quadrant nonrestoring algorithm which yields an algebraically correct answer such that the divisor times the quotient plus the remainder equals the dividend. The algorithm works for both single precision and




Figure 17. 2's Complement 16 X 16 Multiply.




Figure 18.

0113	D	LOPT R15 & F & GRD & PUSH & COUNT 00D
0114		TCM R1,R1,R0 & F & CNT & SDDL & RFCT
0115		TCMC R1,R1,R0 & SDDL & CONT CZ

Figure 19.

multi-precision divide operations. The only condition that needs to be mel is that the absolute magnitude of the divisor be greater than the absolute magnitude of the dividend. For multi-precise that the absolute magnitude of the dividend. For multi-precise divide presents that the subject to the subject

so that its sign is the same as the dividend. These format modifications are accomplished using the standard Am2903 Instructions.

The true value of the remainder is equal to the value stored in the working register times 2^{n-1} when n is the number of quotient digits.

The following paragraphs describe a double precision divide operator.

Referring to the flow chart outlined in Figure 20, we begin the algorithm with the assumption that the divisor is contained in R_0 , while the most asynficant and least significant halves of the dividend reside in R_1 and R_1 exspectively. The first step is to duplicate the divisor by copying the contents of R_0 into R_3 . Next the most significant half of the dividend is copied by transferring the contents of R_1 into R_2 while simultaneously checking to accentant if the divisor (R_0) is zero. If the divisor is zero then division is aborted. If the divisor is not zero, the copy of the most significant half of the dividend in R_3 is converted in the divisor is resentation. The divisor is R_1 in the divisor is resentation. The divisor is R_2 is converted in the divisor is resentation.




Figure 20. Two's Complement Division.

the next step, while testing to see if the results of the dividend conversion yielded an indication on the overflow pin of the Am2903. If the output of the overflow pin is 'one' then the dividend is -2" and hence is the largest possible number, meaning that it cannot be less than the divisor. What must be done in this case is to scale the dividend by down shifting the upper and lower halves stored in R₁ and R₁ respectively. After scaling, the routine requires that the algorithm be reinitiated at the beginning.

Conversely, if the output of the overflow pin is not a one, the sign magnitude representation of the divisor (R₂) is shifted up in the Am2903, removing the sign while at the same time testing the results of two's complement to sign magnitude conversion of the divisor in the Am2910. If the results of the test indicate that the divisor is -2ⁿ i.e., gverflow equals one, then the lower half of the dividend is placed in the Q register and division may proceed. This is possible because the divisor is now quaranteed to be greater than the dividend. If overflow is not a one then we must proceed by shifting out the sign of the sign magnitude representation of the dividend stored in Rs. At this point we are able to check if the divisor is greater than the dividend by subtracting the absolute value of the divisor (R₂) from the absolute value of the upper half of the dividend (R2) and storing the results in R3. Next, the least significant half of the dividend is transferred from Ru to the O register while simultaneously testing the carry from the result of the divisor/dividend subtraction. If the carry (Cn+4) is

Les. 2F - Y. B

e - tel - c

one, indicating the divisor is not greater than the dividend then a scaling operation must occur. This involves either shifting up the divisor or shifting down the dividend. If the carry is not one then the divisor is greater than the dividend and division may now beein.

The first divide operation is used to ascertain the sign bit of the quotient. The two's complement divide instruction is then executed repetitively, fourteen times in the case of a sixteen bit divisor and a thirty-two bit dividend. The final step is the two's complement correction command which adjusts the quotient by allowing the least significant bit of the quotient to be set to one. At the end of the division algorithm the sixteen bit quotient is found in the C register while the remander now replaces the most significant half of the dividend in R₁, it should be noted that the remander must be shifted down fifteen places to represent its true value. The interconnections for these instructions are shown in Figures 21, 22, 23. Using a typical COL as shown in Appendix C, the double precision divide operation microcode, is shown in Floure 24.

For those applications that require truncation instead of bias correction, the same algorithm as above should be implemented except one additional Two's Complement Divide instruction should be used in lieu of the Two's Complement Divide Correction and Remainder instruction. However, this technique results in an invalid remainder,




Figure 22. 2's Complement Divide.




Figure 23. 2's Complement Divide Correction.

0119	OIV:	LOW RIO & JSR & GOTO INP	
011A		PAR R7,R15 & JSR & GOTO INP	. 0
011B		PAR R1,R15, & JSR & GOTO INP	
011C	4 44	PAR R4,R15 & CONT	
01 1D	L00P1:	PAR R3,R7 & CONT	
011E		PAR R2 R1 & T & MIZ & CJP & GOTO ABOR	T
011F		SMTC R2,R2 & CONT Z	
0120		SMTC R3.R3 & T & MID & CJP CZ & GOTO	SCALE1
0121		ALUOFF & T & MIO & CJP & GOTO SKIP6	
0122		SURL R3,R3 & SUL & CONT	4.0
0123		SURL R2,R2 & SUL & CONT	
0124		ALUOFF & JP & GOTO LOOP2	
0125	SCALE1:	LOPT R4 & JSR & GOTO SDIVD	
0126		ALUOFF & JP LOOP1	
0127	L00P2:	SSR R3.R2.YBUS & CONT ONE	Cari
0128	SKIP6:	LOPT R4 & F & MIC & CJP & GOTO SKIP3	15.
0129		ALUGIF & JSR & GOTO SDIVD	
012A		SURL R2,R2 & SDL & CONT	300
012B		ALUOFF & JP & GOTO LOOP2	200
012C	SKIP3:	ALUOFF & F & GRD & LDCT & COUNT OOC	125
012D	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DLN R1,RT,R7 & T & GRD & SDUL & PUSH	
012E	Z 1 1 1 1 1 1 1 1	TOIV R1,R1,R7 & F & CNT-& SDUL & RFCT	22
012F		TDC R1,R1,R7 & SUH & CONT CZ	
0130		QMOV R15 & JSR & GOTO OUTP	
0131		PAR R15,R1 & JSR & GDTO OUTP	
0132		ALUOFF & JP & GOTO DIV	
0133	SOIVD:	PAR RI,RI & CONT	
0134		ALUOFF & T & MIS & CUP & GOTO NEG	
0135		PAR R1,R1,ADRQ & SODL & CONT	Mir.
0136		ALUOFF & JP & GOTO RET	
0137	NEG:	PAR R1,R1,AORQ & SODL & CONT	
0138	RET:	QMOV R4 & CONT	
0139		PAR R10,R10 & RTN ONE	
		the state of the s	

Figure 24.

NON-RESTORING BINARY ROOTS

The algorithm for Non-Restoring Binary Roots is illustrated in Figure 25. The initial conditions required are: 1) the non-negative number to be rooted in the radicand register, R_1 ; 2! R_2 has the positive append bits 101_{11} ; 3! R_3 has the negative append bits 101_{11} ; 4! R_4 is the mask register with BFFF₁; 2! R_3 is the parall register with 4000_{H1} ; and 6) the counter register, R_4 , with the value 08_{H1} .

An example of the Non-Restoring Binary Root algorithm is shown in Figure 26. Starting at the binary point, the number to be rooted is partitioned into pairs. The partial value is subtracted from the first pair. An intermediate remainder and sign are then produced:




Figure 25. Non-Restoring Binary Root.




Figure 26. Non-Restoring Binary Root Example.

If the remainder is positive, a 1 is entered in the corresponding root bit. Then a 01 is appended to the partial, shifted and subtracted from the present remainder to produce the next remainder. When the remainder becomes negative, the present remainder is not restored. A 0 is entered in the next corresponding root bit. Then an 11 is appended to the partial, shifted and added to the present remainder. The entire process is repeated until the partial root has developed into 8 bits or the remainder is zero.

Referring to Figure 26, the same method of finding the root applies. A starting partial value, Rg, is subtracted from the radicand, R₁, which produces the intermediate remainder Fd, During this time, the sign of the remainder is stored within the Am2904. Then Rg, is masked by R, to obtain the next partial value and Rg is shifted to obtain a new mask for the next cycle. Status is obtained from the Am2904 and tested. If the remainder is positive, a root bit of 1s developed and bits 01 appended by Rg., When negative, a root bit of 0 is developed and bits 11 appended by Pg., Alth pion in Rg is decremented and intested for zero. If Rg + Q., then addition or subtraction is performed on the remainder is produced and cycled through the procedure again. Figure 27 illustrates the microcode.

BCD HARDWARE ADDITIONS

In applications where fast BCD operations are needed the designer has the option of using a slight amount of additional hardware to dramatically increase the performance of these operations. These firmware/hardware trade-offs are very application sensitive. The hardware-firmware examples given below are specifically for an intensive BCD system with a large fraction of conventional logic-arithmetic operations. The designer is willing to reduce cycle time slightly to increase BCD thur-put. Small hardware additions are acceptable as long as flexibility is retained.

	SORT:	LOW RIO & CONT
0152		
0153	Chas on a	LOW RO & CONT
0154		PAR R1,R15 & CONT
0155		PAR R2,R0,,DARB & CONST 0005 & CONT
0156		PAR R3,R0, DARB & CONST 0003 & CONT
0157		PAR R4,R0,,DARB & CONST H#BFFF & CONT
0158	A 20 W.	PAR R4,R0, DARB & CONST 4000 & CONT
0159	1108 6	PAR R6 RO. DARB & CONST 0008 & CONT
015A		SRS RO.R1.R5 & CONT & SHOLD
0158	CYCLE:	AND R5.R5.R4 & CONT
015C		SDRL R4.R4 & MAS & CJP & GOTO END3
015D		SDRL RO.RO. & T & MAS & CJP & GOTO POS
015E		OR RS.R3 & JP & GOTO CNT
015F	POS:	OR R5,R2 & CONT
0160	CNT:	SRS R6.R6.RIQ & CONT
0161	7550.	SDRL R2,R2, & T & MIZ & CJP & GOTO END3
0162	100	SDRL R3 R3 & T & MAS & CJP & GOTO SUB
0163		ADD RO, RO, RS & JP & GOTO CYCLE & SHOLD
0164	SUB:	SRS RO.RO.RS & JP & GOTO CYCLE & SHOLD
0165	END3:	JP & GOTO SORT

Figure 27.

The hardware additions finally decided on were chosen to increase the performance of BCD to binary conversion, binary to BCD conversion and BCD addition. The performance increases were approximately an order of magnitude in the first two cases, and a factor of 4 or 5 in the last case. A diagram of the additions (3¼ ICS) is given in Figure 28.

The 74508 AND gates normally pass the carry from the Am2902A to the Am2903s. When microbit ÖZER is low the Carries-in are forced to zero. This is used to "disconnect" the carry so that a test may be done one each silice simultaneously. For example if a test for 5 or greater is desired a HEX B is added and




Figure 28.

the carry out of each sice will indicate the result of the test. This allows simultaneous tests on each individual sice and greatly increases thu-put. This addition increases the performance of BCD to briary conversion and binary to BCD conversion by at basts an order of magnitude. The drawback to this addition is that the AND-gates introduce an extra gate delay in a critical path. The machine cycle time may be increased by about Res. The increase in BCD performance will more than offset this delay for BCD intensive systems.

Another hardware addition is the Am25LS241 three-state buffer. This buffer allows the Am2904 to be used to store the carry-out status bits via the bi-directional Y bus.

The 25LS195A is wired as a 4-bit register with clear and enable. This register is used to store the carry-out bits from a test cycle. The outputs of the 25LS195A are ORad with the output of the Am2904 Y-bus and connected to the Am2909 OR inputs in the CCU. This allows a multi-way branch on the OR of two test cycles, greatly increasing the performance of BCD addition.

BCD TO BINARY CONVERSION Took was at person of E.s.

The usual method of BCD to binary conversion is to divide the BCD number by 2. The 1-bit remainder will indicate if a 1 existed in the BCD number. The previous division result is divided by 2 again and the remainder will indicate if a 2 existed in the BCD number. In general the remainder from a division by 2^m will indicate if a 2^m - existed of the BCD number.

These remainders can be used to construct the binary representation, $h_n 2^n + b_{n-1} 2^{n-1} + b_{n-2} 2^{n-2} + \dots + b_1 2^1 + b_2 2^n + b_3 2^n + b_3 2^n + b_4 2$

To divide a BCD number by 2 a down shift is executed. The 4, 2 and 1-bit positions will contain the correct result, but the 8-bit position is incorrect. Its value has changed from 10 to 8 instead of from 10 to 5. This means the resulting BCD number will have a value 3 greater than it should for the division by 2 to be correct. A3 must be subtracted from any digit in which a 1 entered its 8-bit.

A sample conversion is given in Table 10. The BCD number is gradually shifted down and corrected when necessary. The binary number is finally correct after 16 cycles.

A flow diagram for the algorithm is given in Figure 29. The BCD input, A, is shifted down into the binary output, B, to start the loop. The constant 0888 is added to A with the carries-in forced to zero. The resulting carries-out will indicate If A contained a 1 in any of the 9-bit positions. These carries are saved in status register SR1. A multi-way branch is then executed to enter the adjust table. The digits are adjusted depending on the previous test. At the same time a shift can be executed to prepare for the next test instruction. A test for end of loop is also done in this cycle to provide an exit if 16 tilerations of the loop are complete. Finally a shift up of B is needed to cancel the extra right shift when the loop is exited. The microcode for this algorithm is given in Figure 30.

TABLE 10.

	Digit 3	Digit 2	Digit 1		Digit		BCD Bina Result	iry	Operation
	0010	1001	0000		0100		1 1	1	
	0001	0100	1000		0010		O throat	SHIFT	*Street
	0001	0100	0101		0010		: 1	ADJUST	DIGIT 1
	0000	1010	0010		1001		00	SHIFT	
	0000	0111	0010		0110	-	1 1	ADJUST	DIGITS 2, 0
	0000	 0011	1001		0011		000	SHIFT	1 1
	0000	0011	0110		0011		. 0	ADJUST	DIGIT 1
	0000	0001	1011		0001		1000	SHIFT	1
	0000	0001	1000		0001	- 3-		ADJUST	DIGIT 1
	0000	0000	1100		0000		11000	SHIFT	1 1 1 1 1
	0000	0000	1001		0000			ADJUST	- DIGIT 1
	0000	0000	0100		1000		011000	SHIFT	1.
	0000	0000	0100		0101			ADJUST	DIGIT 0
	0000	0000	0010		0010		1011000	SHIFT	
	0000	0000	0010		0010		-	ADJUST	NONE
	0000	0000	0001		0001		01011000	SHIFT	1.
	0000	0000	0001		0001		7.77	ADJUST	NONE
	0000	0000	0000	ž	1000	- 41	101011000	SHIFT	67.
	0000	0000	0000		0101	- 1	1	ADJUST	DIGIT 0
WO (5 - 4)	-0000	0000	0000	200	0010	- 1	1101011000	SHIFT	27
	0000	0000	0000		0010	- 1	- 1	ADJUST	NONE
	0000	0000	0000		0001		01101011000	SHIFT	111
					0001			ADJUST	NONE
					0000		101101011000	SHIFT	1
					0000			ADJUST	NONE
					000		0101101011000	SHIFT	
					000		1	ADJUST	NONE .
					00		00101101011000	SHIFT	V
					00			ADJUST	NONE
					0		000101101011000	SHIFT	3/
					ō			ADJUST	NONE
					-		0000101101011000	SHIFT	n
			-					ADJUST	NONE




Figure 29. BCD to Binary Conversion (16 Bits to 14 Bits).

BINARY TO BCD CONVERSION

A method very similar to the one used for BCD to binary conversion may be useful for binary to BCD conversion. The BCD number is created by shifting the binary number up, into a partial BCD result. The BCD number is adjusted to provide a multiplication by 2. The shift adjust process continues until the least significant binary bit is shift process.

The adjustment is needed when a 1 is shifted from the 8-bit position to the 1-bit position of the next digit, the value has increased from 8 to 16, 16-tead of from 8 to 16. To correct this 64 must be added to any digit that has a 1 shifted out of its 8-bit position. Atternately a 3 could be added before the shift to any digit that has 1 in 16 8-bit position.

Another correction is needed whenever an invalid BCD digit is encountered. In a number greater than 9 is detected in any digit at 0 must be subtracted from that digit and a 1 added to the number greater than 9 is detected in any digit at 10 must be subtracted from that digit and a 1 added to the supplished if a 6 is highest digit. The same correction are be accomplished if a 6 is highest digit. The same correction are becomplished if a 6 is highest digit after the shift. To correct before the shift added to the invalid digit after the shift. To correct before the shift a 3 is added to lary digit which contains a summarized in Table 11. Both adjustments are summarized in Table 11. Both adjustments are summarized by adding a 10 any digit which greater than 4.

Table 12 shows an example conversion. The binary number is gradually shifted up and the BCD partial result adjusted. After 14 iterations the conversion is complete. A flow diagram for the algorithm is given in Figure 31.

```
ENR & COUNT LDOP & CONT
                     PAS RO, RO LDRO & SOOL & LDCT & CONST 15
                 2
LOOP:
                 3
                     ADD R1, R0, R0, DARB & ALUOFF & CONST 0888 & CZERO & ENSUR1 & CLSR2 & RPCT
                     ALUOFF & MULTI BWAY
                     ALIGN 8
                     ALUOFF & CJRP & CNTR & GOTO EXIT
                     SUB RO, RO, RO, LDRQ, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     SUB RO, RO, RO, LDRQ, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     SUB RO, RO, RO, LDRO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     SUB RO, RO, RO, LDRO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     SUB RO, RO, RO, LDRO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                10
                11
                     SUB RO, RO, RO, LDRO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                12
                     SUB RO. RO. RO. LDRO DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
EXIT:
            T. 13
                    PAS RO, RO, RO, LURQ & SDUL & RTN
```

Figure 30.

1 (3 0750 8), Ten A 9860 3 (4) 17836 (5) 68 (2

1 11.3

TABLE 11.

Present #	Adjustment Before Shift	Reason
0000	NONE	7
0001	NONE	
0010	NONE	-
0011	NONE	_
0100	NONE	_ 603
0101	+31 4000	ne
0110	+3	Illegal BCD
0111	+3/	and the state of t
1000	14 +31	- 'A
1001	+3	5002 ° 500
1010	+3	1.04
1011	+3	Shift Thru
1100	PL11.+3	Correction
1101	+3	1.22
1110	5V-+3	AGU: H
1111	+3)	S-4F

Initially the 14-bit binary number is left justified by two shift up operations. To start the loop the binary input, B is shifted up, into the partial BCD result, A. The constant BBBB is added to A, with the carries-in forced to zero. The resulting carries-out are stored in status register SR1. A multi-wey branch is used to erter the adjust table. The digits are adjusted depending on the result of the previous test. In the same instruction a shift is executed to prepare for the next test cycle. Additionally an end of loop test is used to provide an exit if 6 iferations of the loop are complete. Before the exit a fix-up cycle is used to cancel the exit a shift executed in the loop. The microcode for this algorithm is given in Figure 32.

BCD ADD

One method of performing a 4-digit BCD add is to do a 16-bit binary add, with the carries-in forced to zero, and adjust the resulting sum. The adjustments are necessary to change invalid BCD digits to valid BCD digits to wall digit is profited a carry to the next highest digit to generated. This could cause a




Figure 31. Binary to BCD Conversion (14 Bits to 16 Bits).

```
Q: = Binary Input
RO: = BCD Result
                     SURL RO. RO & SUL & CONT
                     SURL RO, RO, & SUL & ENR & COUNT LOOP & CONT
                     PAS RO, RO, LURO & SOUL & LDCT & COUNT 15
                     ADD R1,R0, R0, DARB & ALUOFF & CONST BBBB & CZERO & ENSR1 & CLSR2 & RPCT
LOOP:
                     ALUNFF & MULTI 16WAY
                     ALIGN 16
                     ALUOFF & CJRP & GOTO EXIT
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CURP & CNTR & GOTO EXIT
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     ADD R1, R0, R0, LURQ, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                11
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                12
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                13
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                14
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                16
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     ADD R1. R0, R0, LURG, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                17
                18
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                     ADD R1, R0, R0, LURQ, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                20
                     ADD R1, R0, R0, LURO, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
                21
                     ADD R1, R0, R0, LURQ, DARB & CONST 0003 & CJRP & CNTR & GOTO EXIT
EXIT:
                22
                     SDRL RO, RO, & SDL & RTN
```

Figure 32. Binary to BCD Conversion Microcode (14 Bits to 16 Bits).

TABLE 12.

		e Re	sult			facilizen -				1 01
	Digit	Digit	Digit		Digit	Binary BCD	1000	9		1 0
_	3	2	1		0	Conversion		Operati	on	4
		1 8577	and the			00101101011000		- 1	a 'f	1 0
					0	0101101011000	SHIFT		6+	
					0		ADJUST		NONE	1 15.
					00	101101011000	SHIFT			
					00		ADJUST		NONE	
					001	01101011000	SHIFT			
					001	1.00	ADJUST		NONE	
		· 1			0010	1101011000	SHIFT			
					0010		ADJUST		NONE	
			D	7	0101	101011000	SHIFT			1 1
			0	- 1	1000	4-1-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-	ADJUST		DIGIT 0	
			. 01		0001	01011000	SHIFT			. 0 % 1
			01		0001	et ev en	ADJUST		NONE	
			010		0010	1011000	SHIFT			
			- 010		0010		ADJUST		NONE	
			0100		0101	011000	SHIFT			
			0100		1000		ADJUST		DIGIT 0	1 792 31
		. 0	1001		0000	11000	SHIFT	at the state of		this persion
		0	1100		0000	- 4.0) se.	ADJUST	400	DIGIT 1	and our t
		01	1000		0001	1000	SHIFT	2.1		ters the
		01	1011		0001	The Late with	ADJUST	2 1	DIGIT 1	
		011	0110		0011	000	SHIFT		3 . 5	
		011	1001		0011	1 Pro Regrant	ADJUST		DIGIT 1	
		0111	0010		0110	00	SHIFT		1	C- 15 0
		1010	0010		1001	11 1 -0 -0 -0 -0 -0	ADJUST		DIGIT 2	
	1	0100	0101		0010	0	SHIFT		5.5	
	•	0100	1000		0010	W11 J. Ob.	ADJUST	. # Sc	DIGIT 1	
	10	1001	0000		0100	10 T B 1 F 4	SHIFT	of news	21	and the a
	10	1001	0000		0100		ADJUST		NONE	
	2	9	0	-						

previously valid digit to become invalid. The word must be checked and modified until all digits are valid (up to four modification cycles could be necessary).

initially the two BCD numbers are added with the carries-in to each digit forced to zero. The carries out are saved. Next the hox number 6656 is added to the sum, with the carries-in forced to zero, and the resulting carries out are-saved. This tests each digit for validity, a carry-out indicating an invalid BCD digit

****** Figure 33. BCD Add. *********

NUMBER DESCRIPTION OF A PRESENTANT OF A PROPERTY.

(greater than 9). If a carry was generated in either cycle a 6 is added to the invalid digit, with carries-in forced to zero, to create the valid BCD digit. Additionally a 1 must be added to the next highest digit to provide the BCD carry-out. Each time a digit is adjusted the carry-out may invalidate the next highest digit. Thus adjustement cycles must be followed by validity tests until all digits are valid. A flow diagram for this algorithm is given in Figure 3. The microcode for this algorithm is given in Figure 3.



Figure 34. BCD Add Microcode.

SUMMARY HERACHRESHAR RESERVATE ZEREA

In this chapter, a detailed description of the Am2904 was presented, along with an example timing analysis. Several microcode algorithms were discussed to show how the Am2904 operates in a 2903 based CPU. As can be seen, the Am2904 provides a powerful, single-chip LIS solution to the shift multiplexer, status register, and carry multiplexer design portion of a CPU using either the Am29018 or the Am2903.

The Appendix includes a full microcode listing, The interesting the interest of the control of

c	OMMENTS	10-02-05 70-02-05 10-02-05 10-02-05	rea (C) who	Dollamoin	A COMPANY OF STREET	cc	NST	ANT						7.7	1440				^	m29	04 (ON	TRO	OL F	IELI			
	ADDRESS	LABEL	24 32 d/o	Spull Live	to an order		.sp.co.							CLSR	CZER	CONST	DECT		CARRY		ı,	P 17	16	ls I	, l ₃	P I ₂	l, k	
UNSIGN	-	-	89 88	87 86	85 8	4 83	82 8	80	79 7	8 77	76 7	5 74	73	2.7	1 70	69 6	8 6	7 66	65 6	4 63	62	61	60 5	9 5	8 57	56 :	55 54	53
MULTIPLY			> 1	9	1		5													. .		J				J		
	0 1 0 C	+47	X X	X X			XX	X	XX	×	X	××	x	x x	x	x s		ŝ	6	î	î	î	ô	î,	â	â	î î	ő
TWO'S		1 1 1 1	38	3	Ì		0								-		1			1								П
COMPLEMENT MULTIPLY	0 1 1 3	335	x x	XX			XX		X X		X	××	X	XX	X	X	d	×	0	×	X	X	×	x)	X	x	X X	0
	0 1, 1 5	1		x·x	Ŷ,	έŝ	x x	x	x x	x	x :	χx	x	××	×	×	þ	×	1	10	1	1	٥	x >	×	×	X X	٥
TWO'S COMPLEMENT		11.	2 8	150%	-								3		100					-						Į.		П
DIVIDE	0 1 1 9 0 1 1 A	13.7 2	XX	X X	XX	X	XX	X	XX	X		XX		x	X	X X	٠,	X		o x	×	X	x :	x)	×		X X	0
	0 1 1 B 0 1 1 C	5 :	X X	X X	X	X	XX	X	X X	X	X	х х х х	X	x	Χí	X	د >	×	0		×		X :	x)			X X	
	0 1 1 D 0 1 1 E	LOOP 1	X X	x x	X)	X	XX	X	XX	X	X	X X	x	x >	X	X	ĸ c	×	0	O X	×	X	x	0 1	(X	1	0 0	
	0 1 1 F 0 1 2 0	200	X X	X X	X	X	XX	×	XX	X	X	x x	x	x >	x	×	K C	×	i .	~ו~	×	X	x	0 1	. X	1	1 0	0
	0 1 2 1	2 6 6 1	X X	XX	X 3	X	XX	X	XX	X	X	XX	×	x >	x		ĸ >	×	0	0 0	0	1	0	0 1 X 2 X 3	X	ž		0
	0 1 2 3 0 1 2 4 0 1 2 5	2005	X X	žž	X :	X	XX	×	XX	ž	X	x	X	x > x > x >	X	x z	x ?	X	ō	×	×	×	×	x i	ŝŝ	ŝ	X X	
	0 1 2 5 0 1 2 6 0 1 2 7	SCALE 1:	x x	ŝŝ	ŝ	ŝŝ	ŝŝ	ŝ	ŝŝ	ŝ	Ŷ.	x x	x	x ;	X	x x		×	0	i	ŝ	Ŷ	×	X	ŝ		x x	×
	0 1 2 8	SKIP 6.	x x	ŝŝ	ŝ	ŝŝ	ŝŝ	ŝ	x x	ŝ	x	x x	X	x ;	x	X 3	χ ζ	×	0	o x	×	x	×	0 :	î	ô		0
	0 1 2 A	1 8 8 1	x x	ŝŝ	8	ŝŝ	2 3	ŝ	xx	×	Ŷ.	֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝֝	X	x i	X	x x	x S	×	0	0 0	0		0	X	X	×	XX	0
	0 1 2 C	SKIP 3.	x x	ŝ ŝ	ŝ	ŝŝ	Ŷ X	ŝ	ŝ	ŝ	Ŷ.	ž ž	ŝ	Ŷ,	X	x i	x is		ō	0 2	×	x	×	x i	X	X	x x	×
	0 1 2 E	1 La	x x	ŝŝ	8	ŝŝ	ž ž	ŝ	ŝ	ŝ	X	ž ž	ŝ	ž į	x		×	X	i,	0 1	į	į	:1	X	X	X	X	
•	0 1 3 0	3 3	x x	Ŷ ŝ	ŝ	ŝŝ	ž ž	ŝ	Ŷ.	ŝ	Ŷ.	Ŷ.	X.	X .)	X		x i	ďχ	0			×		X	Š	x	Ý. 3	0
	0 1 3 2	5000	x x	ŝŝ	x :	ŝŝ	ŝ	ŝ	ŝ	ŝ	Ŷ.	ŝŝ	ŝ	ŝ	ŝŝ	x:	x i	X	ŏ		ŝ	ŝ	ŝ	x	ŝŝ		x >	×
	0 1 3 4	1488	XX	33	X	ŝŝ	ŝ	ŝ	ŝ	ŝŝ	×	ŝŝ	×	X	ŝŝ	x:	x (×	0		x	Ŷ.	x	ô	î	î	1 (×
	0 1 3 6	2 VOK	XX	XX	X	ž	XX	x	× >	ž	ž	ź ź	X		X	x :	X	K X	ō		×	×	×	x :	X	ž	X 2	×
	0 1 3 8	Se 2 1	x x	XX		ž ž	Ŷ,	ŝ	x x			x x	X	X X	X		Ŷ.				×			X	ŝŝ	ŝ	X >	

Current for a consistency and and and and an actual and an actual and actual and actual and actual a

to the manufacture of the control of

						A	m2	993	Ċ	M	rRe)L	FIE	LD	X	X	×		,				Y	XX	N X	CC ×	U C	ON	TR	OL I	FIE		X Z	X X Z		DE'		E	5	9	81	(AF	×	C	ONT	RO	LF	JELI V	D .	; a v	0 3 X	0
	B DRE		,	DC	B RE			DDI SF		ss	ŀ	DE I,		•	1	FU	NC	т.		SF				ULT		100	POLARITY		SE	ES1			296 NE	ΧT		SHIFT EN	STATUS EN	-	FELD SELEC	0 0 0	0.000	. XXX		BF	RAN	UTP	Π,	X	S	1 × 1 × 1	KOOK	00000
5	50	49	9 48	4	46	45	44	43	42	41	40	39	38	37	36	3	5 3	4 3	3 3	2 3	1 3	0 2	9 2	8 2	7 2	5 2	5 24	1 2:	3 22	21	20	19	18	17	16	15				1 1	0 !	9 (5	4	3	2	1	0		0
			1				à.	1-	2						1	1	9		1		9	1			ď,	1	1			i.				9 :	Ç		:	1	1		2	y -	r	×	4	X	X.	2	×	7	× :	0
X						X		1	1			1				1				0							0			0	0	0	1	0		×	٥			0 I	0 (9	9	9	9	. 0	1	X1	1	0		0
ĸ	1	į	1		Š	.]	Ĭ,	Ĭ	ę	Ğ	ľ	ĭ	, Y	Ĭ	ľ	X)		T			1	K,	λ	χ٠	1	1	Ι.	ż	ĸ.	Y		×,	Х.			-		^	•	Ų.	λ.	Υ.	À	ì	` ^	×.	×.	?	î	X	6
			×		×	J		1	1			1	1	0		, X	2		1			1.	Z.	Ä.); }	1	١,	١.	×	V.	0		X	ŷ.						0	e i	7	X :	ž	Č.	ų	X	Ÿ.	X	200	X	0
0		1	0	0	0				0	0	0			0	0			0	1) () (0	١.	0	1	1	1		1	0	ō	0	č	٥	٥l	x l	x :	K)		()	()	()		×	×	×	×		
		,	ľ		٥		ľ	Ü	·	·	ľ	,	•	٥	ľ		' '		ľ		, ,	ľ	, ,	, ,	, (1	' ^	ľ		. '	1	1	0	0	٩	٥	٩l	°ľ	۲	Υ, :	K ?	()	()	()	()	×	. *	×	×	×		-
			. .					į,	4	1					١.	7			1		×	1	£	Z	X	1	١.	1.	¥	X	X	Ľ	X	×	7 V	7				J.	0	Q.	ı	0	:	×	X	X 1	X	X	×	0
1		1	ıþ	×	×		1	1	1	1	1	1	ì	1		1	1	1)			0	0 0	0		1	10	0	0	ō	0	0	0	0	1	×	0	ō	i	0	0 (0	9 6	0	0	0	0	0		
1			۱)	()	×	×	1	;	1	;	1	1	1	1	0	1	1)) (0) (0	9	ŀ	ı x	1		×	×	0	1	4	3	x	ō	0	x		x :	()	()					X	X			C
č) 1	1)	()	×	×	0	0	0	1	1	1	1	1	10	,	1)) (0) (1	۱ ۱	1	0	1	1	0	0	1	1	x	ō	0	1	0		0				ı x	. X	1	1	ŏ		3
	, ;	1) (1		×	X	X	X	0	1	0	i	10		0	, (10) (0	0 0	9 6	0	9 (1	1 1	1	0	1	1	0		1		×	0	0	1	0		0	ì) 1	l C	. X	ĭ	ŏ	1	λ.	
ì) 1	,		0		1	×	x	X	х	11		0	1	10) 1		•	ı	0	0) () (0 (0 (1	1 X	d		×		0	0	1	1	۰۱	0	o l	x	x :	×	D :		0 0		(X	, 1	×	×	×		
,) 1	;	(b	()	×	×	×	×		X	×	X		×	: >	()		2		0 0			9 1		9 (X	1	1		0					X -		K :		()	()	(X	X	X	X	×	×	0
,	()	;		()		X	l x	X				1 X								0 0			9		0 1							0		0	1	×						D :		•		1 1	0 X	0 X	1 X	1 X	0	
,	1	;) (1 X		0	1	0		1								0 0	9 6				0 1		1 X	þ		×	x		1	ì	0	×	0	0	x	X :	x :		()		()	×	X	×	X	X		1
>)	,		,	×	×	×	X	X	X	×	X	×	,		()	()	(()	4		0	0	5	1 0		0 0	0	Ó	0	ō	Ó	i	x	0	1	1		0	0	i	5	,	1	o	ó	i	ĭ	2	-,
,			()	,	×	×	×	· X	X	X	×	X	×	,	b	()			c):	()	()	0	0	0	0	o l	۱×	d	()	×	×	1	1	1	1	x	0	1	1	0	0	K :	i			ìô	ô	î	î	ì		
ć	,			0	0		0	X	1	1	1	0	1	(10) (0	0	0		0 0	9	0)	1 X	(b		×	×	×		x		Χ	x	х	хI	X :	x :		()		,	(X	X	X	×	×		
0								1	1	1		. 1								9 6			9	0 1	0	5	1 2	d	1 1	×	×	1			0							K	()	()	()	(X	X	×	×	×		1
1	1	1	l)					×	X	X		1		1		3				9 (9				1 0), O				0		1							0	! !	9	9	0	0	1	0	0		
,			(b	()	×	×	×	X	X		×	×	×	,		()	K :	K	ĸ	K 2		K	0	0	0	0	1 3	d	()	×	×	li.	1	1	1	x	0	1	1	0	0.	0				. 1	1	ė	ŏ	1		1
,	()	,	d	()	×	×	×	X	X	X	×	X	*	,	þ	()	K :	K :	ĸ l	K 2	K :	K I	0	0	0	0	1 1	ı	1 0	1	1	0	0	1	1	×	0	1	1	0	0	0	i) () 1	1	Ö	î	ĭ	ĭ		
,	()	•	()	()	: x	X	×		×		×	X	*	,	d		K :	K :	κl	K :	K :	κl	0	0	0	o۱	13	(b		×	×	1	1	1	1	0 X	٥l	1	ı١	٥.	0 -	0				(X	. X	×	×	ŏ		
1			: 12			×		0 X				9		•	1	2	!	1	١	0 1		ا	0	0	0		13		: :	×	×	1	!	!	٥	0	0	۱٥	×۱	X	X	X :	•	•	()	(X			X			,

CO	MMENTS	Y 2 X		X X 0 0 X X X		X 1		.0	0		6 1	10		2 2 0			1 1	1	0	, ,	10	×	G X B	Am	290	4 C	ON	TRO	DL F	IELI	D			
0	ADDRESS	LABEL		1 / X X 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0.000	00000		CON	STA	ANT		×		****	,		000				OECY			CARRY	وا	SH O		16	IN	•	OP	X		OEV
INGLE	+	-	89 8	8 8	7 86	85	84 8	3 8	2 81	80	79	78	77	76 7	5 7	4 7:	3 72	71	70	69 6	8 6	7 64	65	64	63	62	61	60	59 5	8 57	7 56	55	54	53
LENGTH NORMALIZE	0 1 3 C 0 1 3 D 0 1 3 E 0 1 3 F 0 1 4 0 0 1 4 1	AGAIN:	××××	x x	××××	××××	XXX	x x	X	×××	XXXX	XXXX	××××	XXX	K 2 K 2 K 2	X X X X X X X X X X X X X X X X X X X	××××	x x x x x x	X X X X	×××××××××××××××××××××××××××××××××××××××	x 0 x 0 x 0 x 0 x		00000	1 1 0	XXX	XXXX	X X X	××××	X 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 0 1 0 1 0	×	X 0 1 1 1 X X	0 0 0 0 X	0 X 0 0 0 0 0
LENGTH NORMALIZE	0 1 4 8 0 1 4 9 0 1 4 A 0 1 4 B 0 1 4 C 0 1 4 D 0 1 4 E 0 1 4 F	LOOP4 JUMP1:		X X X X X X	×	××××	X 3 X 3 X 3 X 3 X 3 X 3 X 3 X 3 X 3 X 3	x x x x x x x x	X	XXX	XXXXX	XXXX	××××	X 2 X 2 X 2	() ()	X X X X X X X X X X X X X X X X X X X	XXXX	XXXXX	X X X X X	XXX	X X X X X X X X X X X X X X X X X X X	X	000000	0 0 0 1 1	×	X X 1 1 X X	X X 1 1 X X	X X O O X X	X 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 0 1 0 1 0 K X	1 1 1 X	0 1 1 1 X	0 0 0 X X	0 0 0 0 0
C 1 0 0 0 X X X X X X X X X X X X X X X X	0 1 5 2 0 1 5 4 0 1 5 5 0 1 5 6 0 0 1 5 7 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 1 5 8 0 0 0 1 5 8 0 0 0 1 5 8 0 0 0 1 5 8 0 0 0 1 5 8 0 0 0 1 5 8 0 0 0 1 5 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CYCLE OF ECO.	XXXXX	X X X X X X X X X X X X X X X X X X X	0 0 1 0 0 X X X X X X X X X X X X X X X	X 0 0 1 0 0 X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	XXXXX	x x x x x x	X X X X X	X 0 0 1 0 0 X X X X X X X X X X	X 0 0 1 0 1 X X X X X X X X X X	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	K 20 11 11 11 11 11 11 11 11 11 11 11 11 11	X X X X X X X X X X X X X X X X X X X	****	***********************************	****	X	*****	X X X X X X X X X X X X X X X X X X X	00000000000000000	00000000000000000	*****	*****	****	****	X 3 3 X 3 X 3 X 3 X 3 X 3 X 3 X 3 X 3 X	X X X X X X X X X X X X X X X X X X X	X X X X X 1 1 X X X 1 1 X X X 1 1 X X X X X X X X X X X X X X X X X X X X	X X X X X X X 1 1 X X X 0 1	xxxxxxxx00xxxx00x	0000000000000000000

							Am		35 31 10 03	co	e id		L F	IELI		0 0 0	1 1 1	1 1 1 1	X 0 0 0 0	X 0 0 0 0	X 1 1 1 1 0	X : : : : :	X 10 10 10 10 10 10 10 10 10 10 10 10 10	X 0 0 9 0	X 4 3 0 0 i	Ū	77	7	n NT	RO	ĻF	EL	0 D	0	0 0 0		1		CE	0	2	0 0 0 0	SHA	Ý	ED o	A	X X NTI	ROI	L FI	EL	D	
		IES		A	DDI SF	RES	SS	A	DD	A		I ₈		EST	. /	00-00	FUI	HC1		0	SRC			W	LTI	1	IR EN	POLARITY		TE	EC	τ.	A	291 NE	311 XT		SHIFT EN	STATUS EN	IEN	FIELD SELECT			00000	k		UT/G BRA	NC		a.l			
0 X 0	0 X 0 0 0 X	1 X 0 1	0 X 0 0 0 X	0 X X 0 0 X	0 X X 0 0 X	3 X X 1 1 X	OXXOOX	xxxxx	XXXXXX	×××××	×××××	1 X 1 1 1 0	0 X 1 0 0 1	0 X 1 0 0	0 X 1 0 0 1	0 X 1 0 0 X	0 X 0 0 0 X	0 X 0 0 0 X	0 X 0 0 0 X	0 X X 0 0	0 CXX000	0 X X O O O	000000	000000	000000	000000	1 1 1 1 1 1	X 1 1 1 0 X	X 1 1 1 1 X	XOOOOX	X 1 1 1 1 X	X 1 1 1 1 X	1 0 0 0 0 1	1 0 0 0 0		0 1 1 1 0	15 X X X X X X	000000	1 X 0 0 0 0	12 X 1 1 1 1	. x 0 0 0 0 x	0 X 0 0 0 0 X	X0000X	X 1 1 1 X	× × 0 0 0 0 X	X 1 1 1 X	X 1 0 0 0 X	X 0 0 0 X	X 0 0 0 X	X 1 1 1 0 X	0 0	X 0 1 1 0 X
1 X 0 1 1 0 0 X	1 X 0 1 1 0 0 X	1 1 1 1 1	1 1 0	1 X X	X 1 1 X X	1 1 X	X X 1 1 X X	XXXXOO	XXXO	XXXX	XXXX	X 1 1 1 1 1 1	X 1 0 0 1 1	1 1 1 1	X 1 0 0 1	X 1 0 0 0	X 0 0 0 1 1	0 0 1	X 0 0 0 0 0	0	X X 0 0 0 0	X X 0 0 0	00000	00000	000000	000000	11111	1 1 1 X X	1 1 1 1 X	0 0 0 X X	1 1 1 X X	1 1 1 X X	0 0 0 1 1	000011	111111	1 1 1 1 0	X X O O X X	00000	X 0 0 0 0	1 1 1 1 1 X	0 0 0 0 X	0 0 0 0 X	0 0 0 0 X	X 1 1 1 1 X 1	00000X	1 1 1 X	1 0 0 0 0 X	X 0 1 0 0 0 X 0.	X 0 0 1 1 1 X 0	X 1 0 1 1 1 X 1	X 0 1 0 X 0	X 0 1 0 0 0 X 0
000000000000000000000000000000000000000	000:::0::01:100	0 0 1 1 0 0 1 0 0 0 0 0	01010110011001	XXXXXX000000000	XXXXXXX011000100	XXXXX0000	X X X X X X 1 1 0 0 1 0 0 0 1	X 1 0 0 0 0 0 0 0 X X X X X X X X X X X	X 1 0 0 0 0 0 1 1 X X X X 0 X X	X 1 0 0 0 0 0 X X X X X X X X X X X X X	X 1 0 0 0 0 1 1 0 X X X X X	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 0 0 1 1 1 0 0	1	100000010111000	0 1 1 1 1 1 0 1 0 0 1 1 0 0 1	0 1 1 1 1 1 0 0 0 0 1 1 0 0 0	0 0 0 0 0 0 1 1 1 1 1 0 0	X 0 1 1 1 1 0 0 0 0 0 0 0 0 0	X000000000000	X000000000000000	000000000000000	00000000000000	000000000000000	00000000000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	X X X X X X X X X X X X X X X X X X X	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X X X	X X X X X X X 1 1 X X X 1 1	1 1 1 1 1 1 0 0 1 1 1 0 0	111111100111	11111111111	00000000111001	x	0000000000000	000000000000000	X X X X X X X 1 1 1 X X 1 1	XXXXXXXXXXX	XXXXXXXXX	X X X X X X X O O O	X X X X X X X 1 1 1	x x x x x x x 0 0	X X X X X X X X X 1 1 1	X X X X X X X X X X X X 1 0 1	X X X X X X X X O 1 O X X O 0 1 ·	X X X X X X X O 1	XXXXXXXX110XX110	X X X X X X X X O 1 O X X O 0 1 .	X X X X X X X X 1 1 0 X X 1 0

PENDIX		4 0 0	3.0	1 1	1 1	0			01	1	0 0		111	11				0	9 1		10	Ü,			6		1			; ;	0 6	1			
	- 1 4										0 6			٠,		X		1	1				4				Υ.				4	×		۲.	
. cc	MMENTS									V	0 0		1			1		1	٠.			A	m29	104	COP	ITRO)LF	IELD	,		- 1	-			
	· · · · · ·		6.6	1							6 0		1 1		1	×			- 1			٠.				2 D		n			- 1				
. 0 6:0				4 :				CO	NST	ANT		- 0				ì	11		L	_	_	÷				_	_		_	_	\rightarrow	i	n		
6 1 0 1	ADDRESS		. 7	1.0			3 0		\mathbb{R}^{d}		0 0			×	>	×	Ä	,	- 1		1	١.	.		HIF	_ :	١	ISTF	~	-				<	
4 11 2	ADDHESS	LAB	EL	1.7				3	0						Υ.	٠.	٠.		L		1	ŀ,	- 1		OP		"		OP	1101	"		X 3		
	200		.)		1 :							- 0		>	×	æ	CZERO ENSR	CLRSR	S	OEC	i Is	à	5		٠.			76	•					6	
	4			1		, ,		-							1	ENR	3 3	13	ပ္ပူ	삥	CEM	1 2	5	l,	1, 1	, 16	15	4 4	3 lz	, I,	10				
1				89 8	88 87	86 8	35 8	4 83	82	81 6	0 79	78	77 7	6 75	5 74	73 7		70	69 €	8 67	66			63 6	2 6	1 60	59	58 5	7 50	3 55	54				
	0	ENTER			x x		x >		X	x >	X		X >			0	1 0			0 1	1				x >			X X		×				y	
CD TO BINARY	1				x x				X		×			×		1				0 1		×			1 1			x >				×			
CONVERSION ROUTINE	2 3	LOOP			0 0 X X		1 (1 (1 (X)						0		10	10	91	ž.	X ?	×	0	0 C	0					6	
HOUTINE		LOOP	1. 1	1.	^ ^	^			^		٠.	^	^ ′	٠.	^	•		۱'	.1.	٩,	Ι'	^	^	^	• •	^	^	^ ^		. ^	^		7 1		
				1) !		1				1	1	1		- 1	1			1				- 1				
1				1					- 1				1					-	1	1	1	1	- 1	i							- 1				
RANCH	1			l		_								. 0		, .	1 0	ا. ا	۰	٥,	١,		.1												
ABLE	y y 8	3' 17:		0	00	0	0 0		0	0 0	, ,	ŭ	0 0		9		1 0					0			1 1		×	x >		X			0.1		
-BCE	10			10	0 0	ŏ	0 0		ŏ	ŏ	ĭ	ĭ	ŏ			i.				ŏl;					•			î,		î					
	11				ōō		0 0	ŏ	ō	ō	1	1	o c		-1	1'	1 0			0 1	1	0			1 1			x x		×			0 (ē	
1 1 1 1	12				0 0	0	0 0	1	1	0 0	0	0	0 0		0	1	1 0			0 1	1	0			1 1		×	x >		×			1 4)	
0 1 0 8 4	13				0 0	0	0 0	!!	1	0 0			0 0		1	1	1 0			0 1	1;				1 1		×	XX	Š				1 (
	A 7 15						0 0			0 0			0 0							٥ i					1 1		î			î			9	5	
1 1 114 4	1 16	EXIT			хx					х×			x >															x x				,	x 1		
				1											- 1			- 1	1		1	1		ì			,								
1				1														- 1	1	1	1	+	- 1	- 1			16								
INARY TO BCD	0 0 0	ENTER		١, ١	x x		ĸ x	×	x :	x x	×	x	x >	ίx	٠l	1 1		-1	٠l.	0 1	١,	0	اه	0	0 0	0	×	x x		×	x.				
CONVERSION	2 15 11	Livien	1 6				ìχ			χx			χ̈́			0.1				ŏl i			0			ŏ			ìχ			Ä	× 2		
ROUTINE	011 2		0 6	x :	x x	X I	ĸ x	×					x >	×	×	1 1	1 0	1	1 0	0 1	1	Ó	0	0	1 (ō	x	x x	(X	×	хl		0 0		
0 0 1 1 1 0 0	0 × 3	LOOP	0.0		D 1				1				1 0															0 0					0 1		
N X; O O C	y . y . 4		1 1	X	x x	X :	(X	X	X :	хх	X	×	x >	×	×	1,1	1 0	61	,1 (미	1	×	×	х :	X, >	X	×	X X	(X	X	×		0 1		
RANCH	0 1× 16	4. 6	Х Х					ň				á			اه	1 1	ď	٥,	oli	0 1	١,	0	6	0	i		v	x x			J)	
ABLE	0 12 16	1 7 1	1	10 6	ŏŏ	0 1	0	ŏ	0	0 0	ŏ	ŏ	ŏ · ö		ĭ	i i				ŏ i					i				ĉŝ			20.3	X X		
1	18	* 1		0 0	Ō	0 (0	0	Ó	0 0	Ō	1	1 0	0	0	1 1	1 0	1	0 0	0 1	1	0	ō	ō	1 0				×						
S. 20 (81.2 4)	19			0 (0 (0	0	0 1	0 0	1	1	0 0	1	1.	1.1				0 1	1				1 0		x	X X	(X						
	- 20	1		0		0 (9 0	1	1	0 0	0	0	0 0	0	0	1.1	1 0			0 1	1			0	1 (0	X	хх					1 0		
DEST. END	21		1	0	0 0	0 (9 0	1	1 1	0 0		0	0 0	!!	11	1 1	1 0	.11		0 1	11			0	1 9			X X							
SCREEN ADDA	23 23		nie-	16		0 1	י נ	1	1 1	0 0	1	1	0 0		1	1 01		1		0 1	1;				1 (XX		X					
0 1	24			10	0 1	1 0		Ó	ò	0 0		ò	0 0		6	1). U			0 1	li			-	1 6			χx							
	25	4		0	0 1	1 (0	ó	ō i	Ō	ŏ	ō	ō	1	1	1 1	iõ			0 1	1				1.0		x	X	í x	x		0.1			
	- 26	-4		0 0	0 1	1- (0	0	0 (0 0	1	1	0 0	0	0	1-1	0			0 1	1	0	0	0 -	1 0			XX	(X						
	27			0 0	0 1	1 (0	0	0 (0 0	1	1	0 0	1	1	1 1	1 0			0 1	1				1 (X X	ı x	X					
7	VIII 28	-William		0		1 1		1	1 1	0 0	0	0	0 0	0	0	1 1	. 0			0 1	1		0		1 (X	X X	X	X					
				10 (1 1	0 0	. 0	٥	0 0		11	1 1	. 0	11	ole	0 1	11	0	0	0	1 (١x	X X	· Y	X	Υl	. 70			
	30						0 0	•		0 0			ŏ		ان	1 1			0 0	0 1	١.	ō	o		i			XX							•

		2													ELD						-	,	-					ccu	C	ON	TRO	DL I	FIEL	.D		Comment of the comment		DE		LE		0 0 0 0	SI	HAI	REC			TRO				1		
OEV		DE	B RES			SR				DOF SR	C.		I ₈	17	ST.	I ₅		0				RC			W	LTI					SEL	ST EC	T	A	DDI	RES				EN	FIELD SELECT					BR	AN	UTP	1	i E	i.	0		2.2
0	X 0 0	X 0 0	X 0 0	X 0 0	X 0 0	X 0 0	0	X 0 0	X 0 0	X 0	X O	X 0 0	X 0 0	X 0 1	1	X 1 0	X 0	X 1 0	1 1	X 0 1	X 0 1	X 0	X 0	0 0 0	000	0 0 0	0 0 0	1 1 1	×××	×	X	×	×××	111	1 0	0	0 0 1	0	1 1 1	000	1	0 0 X	0	0	0 0	7 (0 (X)	0 1	5 0 0 0 X X		3 0 1 X 1	0 1 X 0	1 1 X 0	0 1 1 X 0	1 0 0 0 0
000000000	00000000	000000000	000000000	00000000	000000000	00000000	000000	00000	00000000	00000000	0000000	00000000	000000001		1111111	111111011	000000000	00000001	00000001	1 1 1 1 1 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0000	00000	00000	00000	00000	00000	111111	1 1 1 1 1 1 0	1 1 1 1 1		177111110	1.11111111	0 0 0 1	111111110	1 1	1	000000	1 1 1 1 1 1 1	0 0 0	1 1 1 1 1 1 1 1	0 10 10 10 10 10 10 10 10 10 10 10 10 10	000000000000000000000000000000000000000	0			0 0	0 0 0 0 0 0 0 0 0	1 6 1 6 1 6 1 6 1 6 X 2	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0000000X	0 0 0 0 0 0 X	* 4 .
0 0 0 1 0	0 0 0 0 X	0 0 0 0 X	0	0	0 0	0 0	0	0 0 0	000	0 0	0 0	0	1 1 0	0	0	0	0	1.0	1	0	0	0 0	0000	0 0	0 0	0000	0	1	XXX	X X	×	×	X	1		0 0	0	0 0 0 1 1	1	1	1	0 (X 2	0 (0 (()	()	X X X	X 2		0 1 X	1 1 X	X 1 1 X 0	
000000000000000000000000000000000000000	0000000000000000000		000	0 0 0	0	0	0000000000000	00000000000000	0 0 0	0 0 0	000	0	1	0 0 0	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	0000000	1	1 1 1 1 1	1	0	000000000000	000000000000000	000000000000000000000000000000000000000	0000000000000000	00000000000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1	11111111111	00000000	1.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1111111111111	00000000000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00000000000000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000			0000	1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1	000000	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000	0000000000000000	

	86.0	2 × 0 0 4 ×		800	00	050				TABLE	BCD ADD ROUTINE						APPENDIA
	22	A SEE SE	÷.		000	400	0				m̃ŏ	-	9 -	6 -	31.1		2
	8 16	C X G G K		000		000	-		0.00			1		ě	- 0-	COMMENTS	
5				000	0.5	5			. 30					ADDRESS	1	EN :	
				3 3	29	26	2 2 2	82	19		N - 0	<u> </u>			4.2		
8	4 7 4	Keek	EXIT	001	0.00	:00				- TAB	ENTER			_			
=		12 × 2 0 ×		000	000	000				3	3			LABEL			
3	0 -	Thomas		500		000								5			0
				00	00	000	000	00	000	000	×o×	8	-	-			-
a.P:00	100012	V - 0 4	y - y ,	00	00	000	000	00	000	000	×-×	8					
		Str o a x		. 00	00	000	000	00	000	000	× - ×	87		00	000	100	
	1	1 - 1 - 1 ×	20 - 20 -			000	- 0		-00	000	×o×	8	: - 0	c n	900	, , ,	
30000	600	1541-55.		00	00	000		00	000	000	×o×	8					
0000	سمعمما					000	- 0		-00		×-×	2		- 1			
	10.0	- CEX				000			-00	-00	×-×	83 82	100	6.0	. <u>ÿ</u> -		
	10.0	HILDER							0-		XOX	28			STAN		
0		Maras	- 6 ×	- 2 -			00-		0-1	-00	×-×	1-1			3 -		
	. 3	10000-					- 0	- 0	a	- 0 0	x - x						
	2300	10000		0	- 0	-0.			0-1		xox	101			000		
1 900	1 = 1 1 2 .	1- 00.0-		.0 0		000			000		XOX						
- 30	F	1.000		0	-0	-0-	- 0 -	0 -	0-0	0-0	, × - ×	76					
		- XX V V		. <u>~</u> c	-0	-0-	- 0 -	. 0 -	0.7	0-0	.×-×						
				00	00	000	000	00	004	000	×o×						_
	4-25	· · · · · · · · · · · · · · · · · · ·											ENR	_			
0 8 0		N. A. S. S. C. N.											CZER				
. 3		15:55				000				000	0-0		ENSR				
						000							CLAS		-		_
						000							DECY		_		-
													DECT	_			
						000					0-0	66	CEM	_	1		
				-			000			000	×o-	0			1		
	ATTENTA					000			00		×o-		CARR	Y		3	
		1.10		. ×>	·××	××	××>	××	××	×××	×××	2	-	•	1	8	
9033	1	BOOKE		. ×>	· × ×	××:	××>	< × ×	××	×××	×××	62 61	l ₈ -l ₇	용를		õ	•
		inia o x o		×>	(× ×	××:	××>	(× ×	××	×××	×××	2	4	٦٩		ĭ	
14. 1	1 -	(C) OXO		×>	< × ×	××					×××		-			Am2904 CONTROL	
- 0	1 / 10	1 1 1 1 2 4 3		0		000				×××	oxo		5	=	1	5	
* 50	1000	1		0 0		000	00>			×××	0 × 0		-	INSTRUCTION OP		FIELD	
~ 5	11323		- 0 -	. 0			00>			×××	0 × 0	, 5	5	유증		0	
	1 51	1								×××	oxo		~	- 3	55		
		10-10								× × ×	-×c		<u>-</u> :	2			

						. '	\m2		3 0				. FII			07:										C	CU	co	NT	RO	L F	IEL	.D					IAE		5		•			ED (-		ROL	Fil	ELD		
OEY		B DRE	ESS T.		DDF SR	ES	s		DDF SR	RES	ss		DE I7	ST			FUN			S	RC			MUI W.A			EN EN	POLARITY		TE				NE	B11 XT	ss	SHIFT EN	STATUS EN	Z.	ũ			i c	IP		JT/G IRA	NC	н	7			
3 :			0 49									40	39	38	37											26	25	24					19	18	17	16	15	14	13	12	11	10	9	8	7.	6	5	4	3	2	1	7
) 1														0																1						0						X					X		
			(X		X	X	x۱	X	X	X	X	,	X	X	X	l,	X	X	X	X	X	X	1	1	1	1	1	×	X	X	X	X	١;	1	1	1	ľ	ľ	ľ	ľ	ľ	ŏ	ŏ	X	X	X	X		X			
ł							ı					ļ.																										Г			ľ	-	-	-	-	-	-	÷	-	•	٠.	
	-	0 0) 1		0	0	;	0	0	0	0	;	1	1	1	8	0	1	1	1	0	0	0	0	0	0	1	X	X	X	X	X	;	1	1	1	1:	0	10	1	0	0	0	0	0	0	1	0		0	0	•
þ	0	0 0) 1	0	ō	0	1	0	0	0	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	x	X	х	х	х	1	1	1	1	1	0	0	1	0	0	ŏ		ö.	ŏ	ŏ	ŏ	ŏ	ŏ	ŏ	
	0	0 () 1		0	0	1		0	0			1				0							0													1						0	0	0	0	0	0		0	0	
٠.	ŏ	Ö		1 -	ŏ								i		i									ŏ	0	0	1	x	x	x	x	x	1	1									Ö	ŏ	Ö	ö	ö	ö	0	Ö	0	
	-	0 0		8	0		1		0				1		1		0			1				0	0	0	1	X	X	X	X	X	1	1			1						0	Ó	o	0	Ó	ō	ō	0	0	
	Ö	0 (ŏ	ŏ			ŏ				1							H				0				X									1				0		0	0	0	0	0	0	0	0	0	i
	0	-	0 1 0 1		0				0								0							0	0	0	1	x	х	x	X	х	1	1	1	1	1	0	0	1				ŏ	ŏ	ō	ō	ō	ŏ	ō	ō	
	0		0 1 0 1	1 -	-				0								0							0																	0		0	0	0	0	0	0	0	0	0	2
	-		0 1		0						0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	0	ı	x	x	х	x	х	1	1	1	1	1	0	0	1	0	Ó	0	٠ŏ	ō	ŏ	ŏ	ŏ	ō	ŏ	ŏ	
		0 (D 1 D 1	6	0	0	1	0	0	0	0	1	1	1	1	8	0	1	1	1	0	0	0	0	0	٥	11	X	×	ž	ž	X	!	1	1	1	1	0	0	!	0	0	0	0	0	0	0	0		0	0	
ı	0	0 (0 1	0	0	0	1	0	0	0	0	1	1	1	1	Q	0	1	1	i	ō	ō	ō	ŏ	ŏ	ŏ	i	x	×	x	x	x	i	i	i	_i	i	ŏ	ŏ	i	ŏ	ŏ	ŏ	ŏ	ŏ	ŏ		ŏ			ŏ	
1												١				ı							l				H									_			1								-			a		
1				1			1					١	•										ı				1												l	١										10		
1				l												1				l			l										3						ı		1							1.7		0		
1				l								l				1				l							П						:					l	l		ļ									6.1		
1		3				1 1							8					11			36		- 5	2			ł			9 10							l	ı	ĺ						1-1							
1				1								Ŀ						1.		- E			٠.			γ.	Н		. 1				-					l	1		ļ				.,				h	15		
1				1								Ι.	50			l		5			·			7					3		16							l	1								3		700	15		
1				1		**	-	140				١.	16.		-	1		10	e to		1.8		1	127		-		П	- 1		1.		á				ĺ	ı											2.0	-		
1				l								ı											Į			i	1	ı					-				l	ı	1		ĺ	0			0		35.0			10		
١				١.								1								i	0.7						1	ı		. 1.			,				1	ı	1								10			110		
1																											}		1.0				9				1	1	1											2		
-1										, 1		1				ı				1						_											1	1	ŀ			12)			-9.1		٠.					

.

				•	40 .	-	APPE	NDIX		10 10		0	oxx	101		!
MD05 /29	AMDA	ASM M	TCPO A	SSRM	RT.E	R.	٧1.	1- 0				0	o x x			1 -
			101.0		~	,		.: 0				0	o × ×	50		0113
			- 11 7 0 0 0			00	00	00	00	00	00	C			**	1 .0
					TIO	N T	TLE	FO	R C	DIIT	0.0		. x x		254	107.5
i A Lac	, WINT	A. I.	JOE DE		110		102					~	2 K X	2	± 5	1 5
REV. OC	TOBE	R 17	. 1978									0		101	553	1 6
								00	00			0 1			3	10,28.42
									0.0						-	1 3
WOPD 92								50		20	0.0			21		61
* 2011 + ME								00	20	00	90	3	3 14 17	- 1		1
LOUKIES	,		-						-, -,	.,				1 1	77 78	CL
MEM:	rou	S#F						36	00	20	00	5		1189		
SP7:	EQU	F.#0								00	20	5 .		: 21	.) (! * F!)	TOWNS TO STATE OF THE STATE OF
OFF:	EQU	P#1								- ·-		-			4.77	1 33
													- 0 0			-
															17.5	
:2903 N	STI	NATIO	N MODI	FIER	S						~ ~				1 3	
,2300 2					-			. :								. 0
ADR:	EQU	H#0			× :		2.						×		-1	10
					×		× ×	× ×	K ×	-	× × ·			21	20	1 8
					2 5			E 26	× ×		20 20 3		25		10	:3
								5.4	13		× ×			77.	10-17	1 . 6
								- 7						0 0	11	כרש מסאומיים.
QPT:				. 0	0	30			0 6		000		50	5.		1 3
FQFT:					30	o c	00			30	000		00	6	- 4	1
AUR:						00			00	00	500		00	3	25	
					00			00	0 0	00	000	-	00	9		
									00	0.0	00	2			24	
YBUS:									0 0	0.0	000		.00	7	27	
														-		
SINX:	ŁQU	E#E						÷							d	
							08	00	0.0	0 10	000	21	00.		50	1
							= 12		0.0	20	000		00		-U	
CONSTA	NTS			-						-			~ ~.	12		
												×	1	7: 50	10	0.19
											20 000		7	-	0 -	I
											-	· ×	-			100
R3:				(3						00				1	[3]	17
R4:				-				6 : 1	00	5 0	200		000		15>	8
															3	- 8
															(12	VILLEND COMABOT HETO
					0 3	0 0						\times	0.00	1 3		
R9:										= 0	000		e e,	. 6		
P.10:	IQU	H#A								201	000				7	
F.11:												>	"		8	
R12:		E#C H#D								0 0		×			100 mg	
												3%				
F13: F14:		E#E													E 1	
	PULL DER ¡ADVANCE; ¡AV293; ¡R2V. OC VOPD 90 ¡EQUATES MSM: SP7: OFF: ¡2903 DI LDR: LDR: LDR: LDR: LURQ: ROFT: LURG: ROFT: LURG: ROFT: RO	### PATE PATE ### PATE	PUIL DEFINITIONS ; AND ANCE MICRO D.; AM2923 AND AM2.; AM292 AM29	PUIL DEFINITIONS ¡ADVANCE MICRO DEVICES ¡AM2923 AND AM2904 DE ¡ M2923 AND AM2904 DE ¡ R2V. OCTOBER 17. 1978 WOPD 90 ¡EQUATES MSM: EQU EMF SP7: EQU EMF SP7: EQU EM0 CFF: EQU EM1 ;2903 DESTINATION MODI ADR: EQU HM0 LDR: BQU HM0 LDR: BQU HM1 ADRQ: EQU EM2 LDRQ: EQU HM3 RFF: EQU EM4 LDQP: EQU HM3 RFF: EQU EM4 LDQP: EQU HM3 AURQ: EQU HM4 AURQ: EQU HM4 AURQ: EQU HM8 AURQ: EQU HM8 AURQ: EQU HM8 YBUS: EQU HM8 YBUS: EQU HM8 YBUS: EQU EMB YBUS: EQU EMB CUC: EQU EMB SINX: EQU EMB ;CCKSTANTS R2: EQU FM3 R4: EQU EM6 F5: EQU EM6 F6: EQU EM6 F6: EQU EM6 F7: EQU HM1 F7: EQU HM1 F8: EQU HM6 F9: EQU HM6 F9: EQU HM6 F9: EQU HM7 R9: EQU HM7 R9: EQU HM7 R9: EQU HM6 F9: EQU HM7 R9: EQU	PUTI DEFINITIONS ¡ANJANCE MICFO DEVICES ; AM2923 AND AM2904 DEPINIT ; ¡SEV. OCTOBER 17. 1976 WOPD 90 ¡EQUATES MSM: EQU E#F SP?: IJU E#0 OFF: FQU E#1 ;2903 DESTINATION MODIFIER ADR: POU H#0 LDR: JOU H#1 ADRO: EQU E#2 LDR: JOU H#1 ADRO: EQU E#5 SFP: BQU H#3 AFF: EQU H#3 AFF: EQU H#3 AFF: EQU H#3 AFF: EQU H#3 SFF: EQU H#5 SFF: EQU H#5 SFF: EQU H#7 AUR: EQU H#5 LUR: EQU H#9 AURO: POU H#B YJUS: IQU H#B YJUS: IQU H#B YJUS: IQU E#E ;CCNSTANTS R2: FQU F#6 EQ: EQU E#1 ;CCNSTANTS R2: FQU F#6 EQ: EQU H#4 ED: EQU E#6 F7: EQU E#6 F7: EQU H#4 F5: EQU E#6 F7: EQU H#7 R4: EQU H#7 R4: EQU H#7 R4: EQU H#8 F8: EQU H#7 R6: EQU H#7 R6: EQU H#8 F9: EQU H#8	PUTI DEFINITIONS ¡ADVANCE MICRO DEVICES ; AM2923 AND AM2904 DEFINITION ; ¡SEV. OCTOBER 17. 1976 WOPD 90 ; EQUATES MSM: EQU E#F SP?: IDU E#0 OFF: FQU E#1 ;2903 DESTINATION MODIFIERS ADR: PQU H#0 LDR: 30U H#1 ADRO: EQU E#2 LDR: 20U H#3 AFF: EQU H#5 SFF: EQU H#5 SFF: EQU H#6 LDQP: IQU E#5 GPT: IQU H#6 LUQC: EQU H#9 AURO: PQU H#8 YBUS: IQU H#B YBUS: IQU H#D SINX: FQU E#E ;CCNSTANTS R2: FQU F#6 EQ: EQU E#6 EQ: EQU H#4 E5: EQU E#6 E7: EQU H#4 E5: EQU E#6 F7: EQU H#4 F5: EQU H#7 R4: EQU H#7 R4: EQU H#7 R4: EQU H#8 F9: EQU H#7 R4: EQU H#7 F9: EQU H#8	MMDOS/29 AMDASH MICRO ASSEMBLER, DPUII DEFINITIONS ¡ADVANCE MICRO DEVICES ; AM2923 AND AM2904 DEFINITION F ; ¡SEV. OCTOBER 17. 1978 WOPD 90 ; EQU EMF SP?: IDU EM0 OFF: EQU EMF SP?: IDU EM0 OFF: EQU EM1 ;2903 DESTINATION MODIFIERS ADR: POU EM0 LDR: 20U H#1 ADRO: EQU EM2 LDR: 20U H#3 AFF: EQU E#4 LDQP: IQU EM5 GPT: IQU EM6 CPT: IQU EM6 SPF: EQU EM6 LDQP: IQU EM5 SFF: EQU EM6 SPF: IQU EM6 FPF: IQU EM7 FPFF: IQU EM7 FPFFF: IQU EM7 FPFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	MMDOS/29 AMDASH MICRO ASSEMBLER, V1. DUII DEFINITIONS ¡AAVANCE MICRO DEVICES ; AM2923 AND AM2904 DEFINITION FILE ; ¡SEV. OCTOBER 17. 1978 WOPD 90 ; EQU E#F SP?: IQU E#6 OFF: FQU E#1 ;2903 DESTINATION MODIFIERS ADR: PQU E#6 LDR: GOU H#6 LDR: GOU H#7 ADRO: EQU E#7 SP/F: EQU H#8 LDR: GOU H#3 KFF: EQU H#3 KFF: EQU H#3 KFF: EQU H#8 LOP: IQU H#8 LOP: IQU H#8 YBUS: IQU H#8 YBUS: IQU H#8 YBUS: IQU H#B YBUS: IQU H#B YBUS: IQU H#B YBUS: IQU H#B YBUS: IQU H#6 LUC: EQU H#B YBUS: IQU H#6 EC: EQU H#6 FF: EQU E#6 FF: EQU E#6 FF: EQU H#6 FF: EQU H#7 RE: EQU H#8 FF: EQU H#7 RE: EQU H#8 FF: EQU H#8	MMDOS/29 AMDASH MICRO ASSEMBLER, V1.1 PULLI DEFINITIONS ¡AADVANCE MICRO DEVICES ; AM2923 AND AM2944 DEPINITION FILE FO ; ¡SEV. OCTOBER 17. 1978 WOPD 90 ¡EQUATES MSM: EQU S#F SP?: EQU B#6 OFF: FQU B#1 ;2903 DESTINATION MODIFIERS ADR: POU H#0 LDR: SOU H#1 ADRO: EQU B#2 LDR: EQU H#3 KFF: EQU H#3 KFF: EQU H#3 KFF: EQU H#6 LOP: 1QU F#5 GPT: 1QU H#6 EQFT: 1QU H#6 SUFF: EQU H#7 AUR: EQU B#7 AUR: EQU B#8 YBUS: EQU H#8 YBUS: EQU H#8 YBUS: EQU H#B YBUS: EQU H#B YBUS: EQU B#C LUC: EOU B#D SINX: LQU E#E ;CCNSTANTS R2: FQU P#0 P1: EQU B#4 F5: EQU E#5 F6: EQU E#6 F7: EQU B#7 R4: EQU H#4 F5: EQU H#7 R4: EQU H#8 F9: EQU H#8	MINOS/29 AMDASM FICRO ASSEMBLER, VI.1	MMOS/29 AMDASH MICRO ASSEMBLER, V1.1 INDIVINITIONS IADVANCE MICRO DEVICES IAM2933 AND AM2944 DEPINITION FILE FOR CPUI ISTY. OCTOBER 17. 1979 WOPD 90 IEQUATES MSM: EQU E#F SP?: EQU E#6 OFF: FQU E#1 ICQUATES ADR: PQU H#0 LDR: SOU H#1 ADRO: EQU E#2 LDR: SOU H#1 ADRO: EQU E#4 LDQP: LQU E#5 GPT: LQU H#3 RFF: EQU H#3 RFF: EQU H#3 RFF: EQU H#6 LDQP: LQU E#5 SQFT: LQU H#9 AURC: PQU H#9 AURC: PQU H#8 JSUS: LQU H#9 AURC: PQU H#B JSUS: LQU H#B JSUS: LQU H#B JSUS: LQU E#E ICCNSTANTS R2: FQU F#6 E2: EQU E#6 E2: EQU E#6 F7: EQU E#7 F8: EQU F#7 F8: EQU F#7 F8: EQU H#7 F8: EQU H#7 F8: EQU H#7 F8: EQU H#7 F8: EQU H#8 F8: EQU H#7 F8: EQU H#8 F8: EQU H#7 F8: EQU H#8	MDOS/29 AMDASH MICRO ASSEMBLER, V1.1 PULL DEFINITIONS ¡ADVANCE MICRO DEVICES ; AM2923 AND AM2904 DEPINITION FILE FOR CPUIL ; ¡STY. OCTOBER 17, 1978 WOPD 90 ¡EQUATIS MSM: EQU S#F SP?: IDU E#0 OFF: EQU B#1 ¡2903 DESTINATION MODIFIERS ADR: FOU B#1 ¿2903 DESTINATION MODIFIERS ADR: EQU B#1 ¿DR: EQU H#0 LDR: EQU H#0 LDR: EQU H#1 ADRO: EQU H#2 ADRO: EQU H#2 ADRO: EQU H#3 AFF: EQU H#6 FOFT: EQU H#6 GPT: IQU H#6 YPT: IQU H#6 YPT: IQU H#8 YPT: IQU H#6 YPT: IQU H#7 YPT: IQU H#7 YPT: IQU H#7 YPT: IQU H#6 YPT: IQU H#7 YPT: IQU H#6 YPT: IQU H#7 YPT: IQU H#7 YPT: IQU H#6 YPT: IQU H#6 YPT: IQU H#7 YPT: IQU H#6 YPT: IQU H#7 YPT: IQU H#6 YPT:	MMOS/29 AMDASH MICRO ASSEMBLER, V1.1 PULLI DEFINITIONS ¡ADVANCE MICRO DEVICES ; AM2923 AND AM2904 DEPINITION FILE FOR CPULL ; ¡SIV. OCTOBER 17. 1978 WOPD 90 ¡COUNTIS MSM: EQU S#F SP?: IDU E#0 OFF: EQU B#1 ¡2903 DESTINATION MODIFIERS ADR: FOU B#0 LDR: GOU B#1 ADRO: EQU E#2 LDR: EQU H#1 ADRO: EQU E#2 LDR: EQU H#3 AFF: EQU S#4 LDP: LQU B#6 GPT: IQU B#6 GPT: IQU B#6 YPT: IQU B#6 YPT: IQU B#8 YBUS: EQU B#1 AURO: EQU B#1 AURO: EQU B#B YBUS: EQU B#B YBUS: EQU B#C LUC: EQU B#B YBUS: EQU B#C LUC: EQU B#C LUC: EQU B#C FF: EQU B#C	MMOS/29 AMDASH MICRO ASSEMBLER, V1.1 PULL DEFINITIONS (AAVANCE MICRO DEVICES (AM2923 AND AM2904 DEFINITION FILE FOR CPUIL (SEV. OCTOBER 17, 1978 WOPD 90 (EQUATES MSM: EQU S#F SP?: LOU E#0 OFF: EQU B#1 (2903 DESTINATION MODIFIERS ADR: FOU H#0 LDR: 20U H#1 ADRO: EQU E#2 LDRQ: EQU E#2 AFF: EQU B#4 LDQP: LQU E#5 GPT: IQU ##5 GPT: IQU ##6 LURC: EQU H#8 MYBUS: EQU H#6 EQU E#1 ICCKSTANTS R2: EQU P#0 P1: EQU ##1 EQ: EQU ##4 F5: EQU E#5 F6: EQU E#6 F7: EQU E#6 F7: EQU ##4 F5: EQU E#7 R4: EQU ##4 F5: EQU ##7 R4: EQU ##8 F8: EQU ##7 R4: EQU ##8 F8: EQU ##8 F8: EQU ##8 F8: EQU ##7 R4: EQU ##8 F8: EQU ##7 R6: EQU ##8 F9: EQU ##7 R9: EQU ##7 R9: EQU ##8 F9: EQU ##8	MDOS/29 AMDASM MICRO ASSEMBLER, V1.1 PULLI DEFINITIONS (ADVANCE MICRO DEVICES (AM2933 AND AM2944 DEPINITION FILE FOR CPUIL (SET. OCTOBER 17, 1978 WOPD 98 (20UATES MSM: EQU S#F SP?: EDU E#0 OFF: FQU B#1 (2903 DESTINATION MODIFIERS ADR: PQU H#0 LDR: ZOU H#1 ADRO: PQU E#2 LDR: EQU B#3 KFF: EQU S#4 LDQP: PQU F#5 GPT: IQU H#6 LDQP: PQU F#5 GPT: IQU H#8 LURC: PQU B#8 LURC: PQU B#8 LURC: PQU B#8 LURC: PQU B#B SINX: IQU B#C LUC: PQU B#B (CCNSTANTS R2: FQU B#6 F2: EQU B#6 F3: EQU B#6 F5: FQU B#6 F5: FQU B#6 F6: PQU B#6 F6: PQU B#6 F7: PQU B#6 F7: PQU B#6 F8: PQU B#7 R8: PQU B#8 PSI PQU B#F	MODS/29 AMDASM MICRO ASSEMBLER, V1.1 JOUIN DEFINITIONS (ADVANCE MICRO DEVICES (AM2923 AND AM2904 DEPINITION FILE FOR CPUIL (AM2923 AND AM2904 DEPINITION FILE

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1 NV VERCE CORRECT MEACHA GRAZINA
  CPUIL DEFINITIONS
          EQU 38#001
EQU 38#010
FQU 38#010
EQU 38#100
EQU 38#110

EQU 12##01
EQU 12##01
EQU 12##08
   ;2903 SOURCE MODIFIERS
   RADB:
   RAQ:
   DARE:
   DADE:
   DAO:
   ;1/0
   IOIN:
   BIN:
   BOUT:
   LMAR:
   YREG:
   AOUT:
   IOUT:
CARRY SELECT
```

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1 CV JERIEMETER OSDIT MERUMA OSTROCHA
CPUIL DEFINITIONS
                                                                    BENCHMENTED 1 010
 ACK:
           DEF 66X,E#9,20X
                                                            TEND BORDER MODIFIELS
OBF:
           DEF 66X, H#A, 20X
 CNT:
           DEF 66X, H#F, 20X
                                                                 2003: RQB 38-831
2012: 200 38-108
2012: 200 38-108
2014: ROW 38-108
GRD:
           DEF 66X,F#0,20X
 JZ:
          DEF SUB11, H#0, SUP20
 CJS:
           DEF SUB11,E#1,SUP20
           DEF SUB11, E#2, SUB20
 JMAP:
 CJP:
           DEF SUB11, H#3, SUB20
           DEF SUB11, H#4, SUP20
 PUSH:
           DEF SUB11, 9#5, SUB20
                                                                                   0\1:
 JSPP:
 CJV:
           DEF SUB11.E#6.SUB20
                                                                100051 UOI :8101
513: 200 188:10
7007: 210 120:23
1008: 330 120:23
 JRP:
           DEF SUP11, E#7, SUP20
           DEF SUB11, H#8, SUB20
 RFCT:
 PPCT:
           DLF SUB11,E#9,SUB20
           DEF SUB11, H#A, SUF 20
 CRTN:
                                                                 24-835 107
 CJPF:
           DEF SUB11, E#B, SUB20
                                                                 840021 USA
 LDCT:
           DEF SUB11, H#C, SUB20
 LOOP:
           DEF SUB11, H#D, SUE20
 CONT:
           DEF SUB11, E#E, SUB20
 JP:
           DEF SUB11, H#F, SUB20
 JSR:
           DEF SUB14, E#01, SUB20
 RTN:
           DEF SUB14.H#0A.SUB20
 SHARED CONTROL FIELD
 GOTC:
           DEF SUB12
 COUNT:
           DEF SUB12
 PUT:
           DEF 77X,18#0,12VXH#0%
 :PCLARITY CONTROL
                                                                                 : 1993
                                         SUB PER, 1847,477,477,477,485 due
                                                                                  150113
 T:
           DEF 65X,1B#1,24X
                                           r.
           DEF 65X.1B#0.24X
 12923 CONTROL/FUNCTIONS
                                                          SUS 60X.1340,15%
                                                                                 :01!"
          D?F 36X,19#1,H#F,2X,H#F,H#0,19X,1B#0,13X

DEF 36X,1B#0,6X,H#F,H#0,1946,SUE3

DEF 36X,1B#1,53X

DEF 36X,1B#1,53X

DEF SUB9,H#2,33#010,SUB19

DEF SUB1,H#1,SUB3

DEF SUB1,H#3,SUB3

DEF SUB1,H#3,SUB3

DEF SUB2,H#4,SUB3
 IN:
 OUT:
 YOZF:
 EIGH:
 SRS:
 SSR:
 ADD:
 PAS:
 COMS:
           DEF SUB2,E#5,SUB3
 PAR:
           DET SUB9.H#6.SUB3
 :RMOD
           DEF SUE9, H#7, SUEZ
                                                                                 subis:
 1.03:
           DEF SUBS.E#8.3X.SUB19
                                                         563 163,15+8,16X
                                                                               :61903
           DEF SUB1, H#9, SUB3
 CRAS:
 INFS:
           TE7 SUE1, H#A, SUE3
                                                          SHEET: 8"B 50X, BAB. 10X
           DEF SUB1, E#B, SUB3
 XOP:
 AND:
           DEF SUB1 .H#C .SUB3
           DEF SUP1,E#P,SUB3
 MOS:
           DEF SUB1.H#E.SUB3
 NAND:
           DEF SUB1.H#F.SUB3
 OP:
 ;29P3 SPECIAL FUNCTIONS
```

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1

```
UMUL: DEF SUBØ, E#Ø, SUB16
TCM: DLF SUBØ.H#2.SUB16
SMTC: DEF SUB1Ø.E#5,SUB16
TCMC: DLF SUBØ.H#6.SUB16
        DEF SUB10,H#8,SUB16
SI.N:
       DEF SUBO, H#A, SUB16
DLN:
       DEF SUB0,H#A,SUB16
DEF SUB0,H#C,SUB16
DEF SUB0,H#E,SUB16
DEF SUB10,H#4,SUF16
DEF SUB1
TDIV:
TDC:
INC:
         DEF SUB4, B#5,4X, SUB3
SDOP:
SUQP: DEF SUB4,E#0,4X,SUB3
LQPT: DEF 36X,1B#0,8X,4VX,H#6,E#6,SUP3
RMOV: DEF SUB2.H#4.SUB3
QMOV: DEF 36X, 1B#0,4VX,87, MEM, H#4, 3B#010, SUB19
SDRL: DEF SUB10, H#1, H#4, SUB3
SURL: DEF SUB10, H#9, H#4, SUB3
```

;2904 SHIFT CONTROL

```
| SDDE: DEF SUB7, H#3, SUB6 | SDUE: DEF SUB7, H#7, SUB6 | SDUE: DEF SUB7, H#6, SUB6 | SDUE: DEF SUB7, H#7, SUB6 | SDUE: DEF SUB7, H#7, SUB6 | SUB7, H#2, SUB6 | SUB7, H#2, SUB6 | SUB7, H#4, SUB6 | SUB7, H#4, SUB6 | SUE: DEF SUB7, H#4, SUB6 | SUE: DEF SUB7, H#4, SUB5 | SUE: DEF SUB7, H#3, SUB5 | SUB7, H#3, SUB5 | SUB7, H#6, SUB6 | SDE: SUB7, H#6, SUB6 | SDE: SUB7, H#6, SUB6 | SDMS: DEF SUB7, H#1, SUB6 | SDMS: DEF SUB7, H#2, SUB6 | SDMS: DEF SUB7, H#4, SUB5 | SDMS: DEF SUB7, H
```

:2904 MICRO INSTRUCTION CODES

RSTI: DFF 3@X,6B#000011,SUB17 SWAP: DEF 3 X,6B#000010,SUB17 SHLD: EQU 1B#1

:2904 MACEINE INSTRUCTION CODES

LMA: DEF SUB15,68#000000,SUB17
RSTA: DEF SUB15,68#000001,SUB17
SEOLD: DFF 23X,18#0,66X

;2904 MICRO STATUS SELECT

```
CPUIL DEFINITIONS
         DEF SUB18,68#010100.SUB21
MIZ:
MIO:
          DEF SUB16,6B#010110,SUB21
          DEF SUB18,68#011010,SUB21
MIC:
          DEF SUB18.65#011110.SUB21
MIS:
 :2904 MACHINE STATUS SELECT
          DEF SUB18.6B#100100.SUB21
 MAZ:
          DEF SUB18,68#100110,SUB21
 MAO:
 MAC:
          DEF SUB16,68#101010,SUB21
          DEF SUB18,6B#101110,SUB21
 MAS:
                                  262 802, 240, 28, 30, 30
212 (-08, 1842, 18, 1848, 1846, 1852
212 581, 244, 1853
 :DEVICE DISABLE
                             DEE 361,1840,19X,87,87,844,254010,50
 ALLOFF: DEF 7 X,3B#11,13X
 LOAD CONSTANT
 CCNST: DEF 16 VIH#0%,4X,1P#0,69X
 :BCD STATUS REGISTER CONTROL
                                                   13F SULV. 3ME, SULV 131
          DEF 16X,1B#0,73X
 ENR:
          DEF 17X,1B#0,72X
 CLSR2:
          DEF 18X,1B#1,71X
 FNSR1:
          DEF 19X .1B#0 .70X
 CZ ERO:
                                                   DEUS, AWH, PAIS FEG
BEUS, AWH, PAIS FEG
                                     12F SUP7, 242, Sub6v., Two 1, T. ...
24T SUP7, 2=7, 8935
                                                   Cand, Ash, Call Tall
                                              ILPER MIGHE INSTRUCTION CORES
                                            TTP 30%,6100000011,51017
```

AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1 1V . SEDERENEA ORDIR MRACHA OF ASCENDA

```
ADVANCE MICHO DEVICES
                             JANVANCE MICAC ERVICES

; AM2523 AND AM2504 CPUII SOURCE FILE

OR3 E#120

INP: ALUCIF 5 T 6 CBF 6 CJP 5 GCTO INF
ALUCIF 5 T 8 CBF 6 LOOP 6 PUT IGIN
ALUCIF 5 RTN

CUTP: CUT 6 CONT 6 PUT YREG
ALUCIF 5 AND TREE
       0100
       0100 INP:
       0101
       2519
       2103
       C104 CUTP:
     2105
ALUOFF & PUSH
2127
ALUCFF & PUSH
2128
ALUCFF & PUSH
2128
ALUCFF & ACK & LOOP & PUT IOUT
2127
ALUCFF & PUSH
2128
ALUCFF & T & ACK & LOOP
2109
ALUCFF & T & ACK & LOOP
2109
ALUOFF & RTN
2100
DAR RC,RI5 & JSR & GOTO INP
2100
DAR RC,RI5 & JSR & GOTO INP
2100
DAR RC,RI5 & F & GRD & PUSH & COUNT 200
DAR RC,RI5 & F & GRD & PUSH & COUNT 200
DAR RC,RI5 & JSR & GOTO OUTP
2100
DAR RIS,RI & JSR & GOTO OUTP
2110
DAR RCGTO USH
       0105
                                                               ALUOFF & PUSH
    C111 SM: LOW R1 & JSK & GOTO INP
E112 PAR R0,R15 & JSR & GOTO INP
E113 LQPT R15 & F & GRD & PUSH & COUNT 20D
E114 TCM R1,R1,R0 & F & CRT & SDDL & RFCT
E115 TCMC R1,R1,R0 & SDDL & CCNT CZ
E116 PAR R15,R1 & JSR & GOTO OUTP
E117 QMOV R15 & JSR & GOTO OUTP
E118 ALUCFF & JP & GCTO SM
E118 DIV: LOW R10 & JSR & GOTO INP
E118 PAR R7,R15 & JSR & GOTO INP
E119 PAR R7,R15 & JSR & GOTO INP
E1110 PAR R7,R15 & JSR & GOTO INP
E1111 PAR R4,R15 & CONT
      ₹11∂
                                                                 JP & GCTO USM
211B PAR R1,R15 & JSR & SOTO INP
211C PAR R4,R15 & CORT
211D LOOP1: PAR R3,R7 & CONT
211E PAR R3,R7 & CONT
211E PAR R3,R7 & CONT
211E SMTC R2,R2 & CONT C2
2120 SMTC R3,R5 & T & MIZ & CJP & GOTO ABORT
2121 ALUOFF & T & MIO & CJP & GOTO SCALE1
2122 SURL R3,R3 & SUL & CONT
2123 SURL R2,R2 & SUL & CONT
2124 ALUOFF & T & GOTO CLOP2
2125 SCALE1: LQPT R4 & JSR & GOTO SDIVD
2126 ALUOFF & JP & GOTO LCOP2
2127 LOOP2: SSR R15,R5,R2,YBUS & CONT ONE
2128 SKIP6: LQPT R4 & F & MIC & CJP & GOTO SKIP3
2129 ALUOFF & SJR & GOTO SDIVD
2120 SURL R2,R2 & SDL & CONT
2121 SURL R2,R2 & SDL & CONT ONE
2122 SURP: LQPT R4 & F & MIC & CJP & GOTO SKIP3
2124 SDRI R2,R2 & SDL & CONT
2125 SKIP6: ALUOFF & F & GRD & LOOP2
2120 DLN R1,R1,R7 & T & GRD & RDU & PUSH
2121 DLN R1,R1,R7 & T & GRD & RDU & RFCT C2
                                                                TDIV RI,RI,RY & T & GRU & RDU & PUSH
TDIV RI,RI,RY & F & CNT & RDU & HFCT CZ
TDC R1,R1,R7 & SUH & CONT CZ
QMOV R15 & JSR & GOTO OUTP
       012E
      212F
       0130
```

AMDCS/25 AMDASM MICRO ASSEMBLER, VI.1 11 , RELEMBLES A DIRIM Medana waliozina

```
2131 PAR R15,R1 & JSR & GOTO OUTP.
2133 SDIVD: PAR R1,R1 & CONT
     #134 ALUOFF & T & MIS & CJP & GOTO NEG
#135 PAR RI,RI,ADRQ & SDDL & CONT
#136 ALUOFF & JP & GOTO RET
#137 NEG: PAR RI,RI,ADRQ & SDEL & CONT
#138 REF: QMOV R4 & CONT
          £139
                                                                PAR RIØ,RIØ & RTN ONE
PAR RIØ,RIØ & RTN ONE

213A SLNORM: JSR & JOTO INP
213B LQPT RI5 & CONT
213C SLN R2,R2,PF & CONT & SHOLD
213D MAZ & T & CJP & GOTO ABOPT
213L MAC & T & LOV RØ & CJP & GOTO END
213F SLN R2,R2,PE & MAC & T & CJP ONE & GOTO END & SUI
  2142 AGAIN: SIN R2, R2 & MIO & F & CJP ONE & GOTO AGAIN & SUL
                                                               SAN ME, ME & FIU & F & GJP ONF & GOTO AGAIN & SUL

SPOJP & SMS & CONT

SRS R2, R2, R0 & CONT

SMOV R15 & JSR & JOTO OUTP

PAR R15, R2 & JSR & GOTC OUTP

JP & GOTC SLRORM
         2141
          2142
           2143
          £144
          2145 END. JP & GCTC SLNCRM
         214C 10CP4: FIN R15,R15,R15 & SUUI & MIO & T & CJF & GOTO JUMF1
214B PAA R2,R2 & D CME & GOTO LOOPA
214L JUMP1: PAR R2,R2 & CONT ONE
215F CLOR FILE,R15 & SUMS & JSR & GOTO OUTP
215C END2: JP & GCTO DLKORM
2151 EKD2: JP & GCTO DLKORM
2152 SQRT: LOV R10 & CONT
215C PAR R1,R15 & CONT
215C PAR R2,R6, RARB & CONST 2005 & CONT
215C PAR R2,R6, LARB & CONST 2006 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C PAR R5,R6, LARB & CONST 2008 & CONT
215C CONT 2008
2158
2157
2158
```

AMDCS/25 AMDASM MICRO ASSEMBLER, V1.1

2166 ABCRT: ALUOFF & JP & GCTO ABORT 2167 JP & GCTO DIV SI VEREZ LIBERT E CARACETTOS VEREZ EN COMO DE Liberint W. Late Co. Long Communication of the Comm enser & trains a standard to the second to the second training to the second training to the second training training to the second training to the second training training to the second training train SERVICE AND THE STATES OF A CONTROL OF THE ANALYSIS OF THE ANA

```
AMDOS/29 AMDASM MICRO ASSEMBLER, V1.1
11101600111001100 0100020000
1XXXXX2100X01XXX XXXXXXXXXXX
3102 XXXXXXXXXXXXXX XXXXXXXX00XXXXXX XXXX11111XXXXXXX X11112003XXX0333
   11101011101X00000 0003000001
1300001010X01XXX XXXXXXXXXX
1XXXXX111@X@@@@@@@@@@@0
1XXXXX0160X01XXX XXXXXXXXXXX
101001110110100 00000000100
1XXXXX0100XC1XXX XXXXXXXXXX
1110011101X01XXX XXXXXXXXXX
1000001010X01XXX XXXXXXXXXX
C1CA XXXXXXXXXXXXXXXX XXXXXXXXOCXXXXXX XXXXOCOC1XXXXXXX X111110C0XXXCOCO
   10000000001X00100 0100000000
01JE XXXXXXXXXXXXXXX XXXXXXXX00XXXXXX XXXX0J000XXXXX111 11111J1100J000238
   1000000001100100 01000000000
120203010000000000001113
612D XXXXXXXXXXXXXX XXXXXXX002116XX XXXX222010001600 260626266666020
   1011111000200XXX XXXXXXXXXX
313L XXXXXXXXXXXXXX XXXXXXXXXXXXXXX XXXXX1111XXXX303 1111161132003333
   100000000100 0100000100
1232303331X23130 3100303133
1XXXXX1111X0X100 0100021010
2111 XXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXZ2021XXXXXX X11111230XXXZ302
   1000200001X00100 0102002000
C112 XXXXXXXXXXXXXX XXXXXXXXOOXXXXXX XXXXOOOCXXXX111 1111101162606060
   1200000001100100 0120000222
1000000100000100 0020001101
2114 XXXXXXXXXXXXXX XXXXXXX222112XX XXXX202210201202 0021200200000000
   1611111606566XXX XXXXXXXXXXX
2115 XXXXXXXXXXXXXX XXXXXXX100110XX XXXX000012001000 0011000000220000
   1XXXXX1110000XXX XXXXXXXXX
1202200201X00100 0120000100
3117 XXXXXXXXXXXXXXXX XXXXXXX30XXXXXX XXXX31111XXXXXXX X111121200120303
   1XXXXX1111X31130 2100010001
1202000001X02100 010000000
211A XXXXXXXXXXXXXXX XXXXXXX22XXXXXX XXXX20111XXXX111 11111011030000000
   1020200001X00100 01000000000
1020030301X30130 3132033333
@11C XXXXXXXXXXXXXXXXX XXXXXXX02XXXXXX XXXX02120XXXX111 1111161100000000
```

AMDCS/29 AMDASM MICRO ASSEMBLER. V1.1

```
811D XXXXXXXXXXXXXX XXXXXX XXXXXX88XXXXXX XXXX88011XXXX811 1111101102220000
   1XXXXX1110X0ZXXX XXXXXXXXXX
 E11F XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXX C10000016XXXX000 11111611000000000
            2101130110
   1110110011X00103
 @11F XXXXXXXXXXXXXXXXX
            XXXXXXX10XXXXXX XXXXCC01CCC1CXXX X01C10000C0CC00C
   1XXXXX1116X66XXX
            XXXXXXXXX
 1112110011100100 0100120101
 1110110011X01120
            2120121000
 @122 XXXXXXXXXXXXXX XXXXXXX00@01@XX XXXX0@@11@211XXX X1@@1@1@00@@@@0
   1XXXXX1110202XXX
            XXXXXXXXXX
 2123 XXXXXXXXXXXXXXXXX
            1XXXXX1112222XXX
            XXXXXXXXXX
 1XXXXX11111X21100 2100120111
 10000000001X00100
            0100110011
 Ø12E XXXXXXXXXXXXXXXX
            XXXXXXXXXX
   1XXXXX1111X01XXX
 1XXXXX1110XJ0XXX XXXXXXXXXX
 0126 XXXXXXXXXXXXXXX XXXXXX CXC0XXXXX01 10100XXXXXXXX010 00110011300000000
   1210110011X00100 0100101100
 10000000001101100 0100110011
 e12A XXXXXXXXXXXXXXX XXXXXXXX000000XX XXXX00018c01cxxx x0cc101c3c0ecc00
   1XXXXX1110200XXX
            XXXXXXXXX
            C122 XXXXXXXXXXXXXXXX
   1XXXXX1111XE11E0 01EE10E111
 1000001100x01100 0000001120
 1100000100303XXX XXXXXXXXXX
 · 1@111110@0000XXX XXXXXXXXXXXXX
 312F XXXXXXXXXXXXXX XXXXXXXX130311XX XXXX300310061311 11110030000000000
   1XXXXX1110000XXX XXXXXXXXXX
 @15@ XXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX XXXX01111XXXXXXX X1111@1@001@000@
   10000000001X60100 0100000100
 1XXXXX1111X01100
            0100011001
 1XXXXX1110X00XXX XXXXXXXXXX
2134 XXXXXXXXXXXXXXXXX
            1110110011X01100 0100110111
1XXXXX1116262XXX
            XXXXXXXXXX
 1XXXXX1111X01100 3103111303
1XXXXX1110000XXX XXXXXXXXXXX
 1XXXXX1110X00XXX XXXXXXXXXXXX
1000001010X00XXX XXXXXXXXX
```

```
AMDOS/29 AMPASM MICRO ASSEMBLER, V1.1 IV LACIBERSON OFFIN DESCRIPT GENERAL
1XXXXX1110X00XXX XXXXXXXXXXX
XXXXXXXXXX XXXI5XS111XXXXXXX
11121106111221122 6121100110
1110112311%02122 @121002101
1110110611087140
              0101300131
vi4e xxxxxxxxxxxxxx xxxxxx0x01021021 cii602010cci0xxx xi62c0c00cc00
   1210110211202166 0121626062
1 X X X X X X 1110 260 X X X X X X X X X X X X X X
              NXXXXX02XXXXXX XXXXCCC13CC132OC 0111102C1033C0CC
£142 XXXXXXXXXXXXXXXXX
   1XXXXX111&XJ&XXX XXXXXXXXXXX
6142 XXXXXXXXXXXXXXX XXXXXXX62XXXXXX XXXX61111XXXXXXX X111161606162666
   122262221128126 616666166
3144 XXXXXXXXXXXXXXX XXXXXXXX30XXXXXX XXXX31111XXXX301 911110110303030
   1266226661866146 0166606166
1XXXXX11111X0X120 2120111010
1220222201X0X100 0120002000
1200020001X00100 0100000000
1XXXXX1110X01XXX XXXXXXXXXX
£149 XXXXXXXXXXXXXX XXXXXX6X6CXXXXX10 Ø136XXXXXXXXXXXXXXXXXXXXXXXXX0666
   1110110211X0X10C
              2101100110
Z14a XXXXXXXXXXXXXXXXX
              1112116211%26162 2101216661
1110110011000100 J101001110
   XXXXXXXXXXXXXX XXXXXXCX02c11001 0113c1111111111 11c10c3c0cc0c3c0
   1110110011000100 0101001110
214D XXXXXXXXXXXXXXXX XXXXXXX91XXXXXX XXXX00310XXXX001 3111101103300000
   1XXXXX1111X20100 @101001100
1XXXXX1113X03XXX XXXXXXXXXX
@14F XXXXXXXXXXXXXXX XXXXXXX&@@1@1XX XXXX@11111111XXX X@@11@1@@@@@@@
   10000000001000100 0100000100
2152 XXXXXXXXXXXXXX XXXXXXXC0XXXXXX XXXX21111XXXXXXX X111101000100000
   10000000001X00100 0100000100
1XXXXX11111XCX1&0 0101000110
£152 XXXXXXXXXXXXXXX XXXXXXX00XXXXXX XXXX01010XXXXXXX X11111000XXX2000
   1XXXXX1110\cexxX
              XXXXXXXXX
2153 XXXXXXXXXXXXXXXXXX
              XXXXXXX03XXXXXX XXXXCC3CCXXXXXXX X11111000XXX000C
   1000020021100100 0100020000
6154
   XXXXXXXXXXXXXXXX
              1XXXXX1112X0dXXX XXXXXXXXXX
0155 0000000000000101 XXXX0XXX00XXXXX XXXX00010XXXX000 0111101101000000
   1XXXXX1110XCOXXX XXXXXXXXXX
9156 9000000000000011 XXXX0XXX00XXXXX XXXX00011XXXX000 0111101101000000
   1XXXXX1110XCOXXX XXXXXXXXXX
```

```
AMDCS/29 AMDASM MICRO ASSEMBLER, V1.1
```

1XXXXX1111X0X100 0100011001

```
1XXXXX111&A23XXX XXXXXXXXXX
$156 213884829898485 XXXXXXXXXXXXXXX XXXX84161XXXX000 6111161191060690
  1XXXXX1110xe3XXX XXXXXXXXXX
3158 £030363360001323 XXXX2XXX00XXXXXX XXXX03113XXXX000 0111101131030300
  1XXXXX1110702XXX XXXXXXXXXXX
XXXXXXX1113XW0XXX XXXXXXXXXX
1XXXXX111@X@@XXX XXXXXXXXX
1X12112211X22100 2101100101
£151.
  1110110311 (00160) 2101211111
1XXXXX11111X00100 01011100020
1110112011/10120 2101100101
8162 XXXXXXXXXXXXXX XXXXXX 0X300XXXX10 1110030110011XXX X303101200000300
  1110110011X20122 0121100100
1XXXXX1111X00100 2101011011
1XXXXX11111X00120 0101011011
1XXXXX11111X0X120 0101010010
-1XXXXX11111X01100 010110C110
```

profession of the order of

and the second of the second o

Two Contentions Markey

the count of the county

the county of the execution at Contentional

from At one also even the face facet size.

bena 2 get 1 Ab and and

Am2903 MNEMONICS

& FUNCTION CONTRACTOR OF THE PROPERTY OF THE P

RAM B - OUTPUT Q REGISTER SPECIAL FUNCTIONS

122 121 111	SPF	Special Functions	12 3 4 4 4 5 E 1 4 5 C C C C C C C C C C C C C C C C C C
	HIGH	Fi = HIGH	HIGHS
Li di di di di	SRS	Subtract R from S	S-R-1+C0
	SSR	Subtract S from R	R-S-1+C
	ADD .	Add R and S	R+S+Cn
	PAS	Pass S	S+Co Datastication
	COMS	2's Complement S	5+Cn 3/7x(/(///)
	PAR	Pass R	R + C _n 45.6.4 12 12 12 12
11 3/11/11 1.5	COMR	2's Complement R	R + Cn
	LOW	Fi = LOW	LOWS
	CRAS	Complement R AND with S	RAS
	XNRS	Exclusive NOR R with S	RVS
	XOR	Exclusive OR R with S	RVS 11 XCALVALATELATER
	AND	AND R with S	RAS
	NOR	NOR R with S	RVS & NOTE OF LEVEL COLD
20 0 100 1100	NAND	NAND R with S	RAS X XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
	OR	OR R with S	RVS 3 SST SECTOR TO
	5		Control of the contro

		ALO Destination Common
	ADR	Arithmetic Shift Down, Results Into RAM
	LDR	Logical Shift Down, Results Into RAM
	ADRQ	Arithmetic Shift Down, Results Into RAM and Q Register
	LDRQ	Logical Shift Down Results Into RAM and O Register
	RPT	Results Into RAM, Generate Parity
	LDQP	Logical Shift Down Contents of Q Register, Generate Parity
•	QPT	Results Into Q Register, Generate Parity
	ROPT	Results Into RAM and Q Register, Generate Parity
	AUR	Arithmetic Shift Up, Results Into RAM
	LUR	Logical Shift Up, Results Into RAM
	AURQ	Arithmetic Shift Up, Results Into RAM and Q Register
	LURQ	Arithmetic Shift Up, Results Into RAM and Q Register
•	YBUS	Results to Y BUS Only
	LUQ	Logical Shift Up the Contents of the Q Register
	SINX	Sign Extend

· = WRITE = H

Special Functions

Results to RAM, Sign Extend


UMUL	Unsigned Multiply
TCM	Two's Complement Multiply
INC	Increment by One or Two
SMTC	Sign Magnitude ←→ Two's Complement
TCMC	Two's Complement Multiply Last Step
SLN	Single Length Normalize
DLN	Double Length Normalize
TDN	Two's Complement Multiply Division
TDC	Two Complement Division Correction


Am2904 Mnemonics

SHIFT


	I ₁₀	l ₉	18	17	16	Mc	RAM	Q	SIOo	SIOn	QIOo	QIOn	Loaded into M _C
SDL	0	0	0	0	0	_	MSB LSB	MSB LSB	. z	. 0	- Z	0 -	
SUH	0	0	0	0	1	_ ·	-=-	1-(=)-	Z	1	Z	_1_	
SUL	1	0 .	. 0 :	1	0				0	.x	0	Z	
SUH	1	0	.0	1	1				1	Z	1	z	2 10
SDDH	0	0	0	1	1	·		-=-	z	11	Z	SIO	
SDDL	0	. 0 -	1-	-1-	0	_ ·			z	0	z	SIO	
SDUL	ı,	0 -	-1-	1 -	0		-=		QIOn	Z	0	Z	
SDUH	1	0	1	1	1				QIOn	z	1	Z	
RSD	0	-1	0	- 1-	0				z	SIO	z.z	QIO ₀	1.1
RSU	1	1	0	1	0				SIOn	Z	010,	z	
ssxo	0	1	1	1	0	ls'	love ————————————————————————————————————		z	IN @ IOVR	Z	SIO	
RDD	0	1	1,	1	1	- 0-			z	QIO	z	SIO	- 7 2
RDU	1	1	1	1	-1		-		QIOn	. gov Z	SIOn	, Z	Lilland
SDMS	0 ,	.0,	1	0	1	_ M	<u> </u>		z	M _N	z	SIO	
SMS	0	0	0	1	0	6.0		Ms	z.	0	. z .	M _N	SIO ₀
SDDC	0	0	1	1	1	- E •			- ,z	0	. Z	SIO.	010
SDUC	1	0	1	0	. 0	l			QIOn	z	0	z	SIOn


			Microregister Conditi	on Code Quinut (CT)
MIC	rostatus Register Instruction	Codes	microregister condu	on code dapar (er)
RSTI SWAP SHLD	Reset µSR Register Swap Hold Status	$0 \rightarrow \mu_X \\ M_X \rightarrow \mu_X$	MIZ Zero MIO Overflow MIC Carry MIS Sign	$\begin{array}{ccc} \mu_Z & \rightarrow & C_T \\ \mu_{\text{OVR}} & \rightarrow & C_T \\ \mu_G & \rightarrow & C_T \\ \mu_N & \rightarrow & C_T \end{array}$
Mach	ine Status Register Instruction	on Codes	Machine Register Cond	ition Code Output (CT)
LMA	Load Yz, Yc, YN, Yove	$Y_X \rightarrow M_X$	MAZ Zero MAO Overflow	$M_Z \rightarrow C_T$ $M_{OVR} \rightarrow C_T$
RSTA SHOLD	Reset MSR Hold Status	0 → M _X	MAC Carry MAS Sign	$M_C \rightarrow C_T$ $M_N \rightarrow C_T$








- + -- -- -












Chapter V
Program Control Unit

20 The second se



Chapter V Program Control Unit

Introduction

In order to access Instructions and data in an orderly manner within a computer, a Program Control Unit is usually used to provide the most efficient mechanism for program control. A program is a set of instructions which direct the processor to perform a specific task. Ordinarily, program instructions are stored in sequential memory locations. During the normal processing of a program, an instruction is fetched from the location specified by the program counter, the instruction is executed, the program counter is incremented, and another fetch and execute cycle begins. The addressing mechanisms that such control unit might employ are various. Indeed there are some machines that literally use dozens of addressing modes to fetch instructions and data. In this discussion of program control units, several of the addressing modes and their common implementation techniques will be discussed. The addressing modes used commonly in today's machines include register, immediate, direct, indirect, index, and relative and various combinations thereof.

Data Formats

Technically, an instruction set manipulates data of various length words. Generally speaking, most 16 bit minicomputer can manipulate data of three different word lengths: 8-bit bytes, 16-bit words and 32-bit double words. This data may represent fixed point numbers, 10 floating point numbers, or logical data. The datasi used as operands for the instructions, and is manipulated as indicated by the particular instruction belone xecuted.

Typically, fixed point data is treated as signed 15-bit integers in the 16-bit representation or as signed 31-bit integers in the 32-bit double length notation. Positive and negative numbers are represented in the ordinary 2's complement notation with the sign bit carrying negative weight. Positive numbers have a sign bit of zero and negative numbers have a sign of one. The numerical value of zero is always represented with all bits LQW.

Floating point numbers constit of a signed exponent and a signed fraction. Many different formats are used by manufacturers in fraction, the manufacturers in a service of the service of

Logical operations are used to manipulate 8-bit bytes, 16-bit words or 32-bit double words. All bits participate in the logical operations.

Instruction Formats

Various minicomputers use different types of instruction formats ranging from the very simple straight forward formats to the more complicated difficult to decode formats. For example, a register format can consist of a simple 8-bit opcode and two 4-bit source operand specifiers. On the other hand, it may consist of a byte or word specifier, an opcode specifier, source and destination register specifiers, and mode specifier for each of the source and destination register selections. Again, it is not the purpose of this application note to describe all of the trade-offs in selecting instruction formats but rather fo select a simple format such that the student of bipolar microprogrammed microprocessors can understand the techniques used by instructions for operating the

Thus, we will use a few 16-bit and 32-bit formats in this application note to demonstrate the function of the program control unit in various types of instruction execution.

Instruction Types

For purposes of this application note, we will define nine different instruction types using various addressing modes. As we define these instruction types, we will use the basic ADD instruction as the example in all cases. It should be recognized that the operations of the instructions are similar for all the arithmetic as well as logical types operations. However, by using the ADD instruction it will be easier to describe the operation of each of these instructions rather than to by to be very general in their description. Figure 1 shows all nine instruction types with their appropriate names. As is seen, four of the instruction types are double word instructions while five of the instruction types are double word or 32-bit, instructions. The advantage of the double word instruction is that a second word can be used as an address whereby it provides an index value or a second word can be used for data which is used as an immediate value.

Register-to-Register Instructions

When the register-to-register (RR) instruction is executed, it is simply a technique for selecting two of the machine's internal working registers in order to execute the desired operation. The instruction is fetched from memory and placed in the instruction register and the source register R2 and second source register R1 are selected as the two source operands for the ALU. Register R1 is the destination register in addition to being a source register and the results of the ALU operation will be placed in the register specified by the R1 field. In the instruction format shown in Figure 1 for the register-to-register instruction, the 8-bit opcode field specifies the machine operation to be performed. The next 4-bit field, R1, in the instruction format specifies the address of the first operand. In most machines, the R1 field is normally the address of a general register. The 4-bit R2 field in the register-to-register instruction format specifies the address of the second operand: this also is normally the address of a general register. In most machines, the R1 field also in addition to being a source operand is the destination general register select. Thus, the results of the operation are stored in the register selected by the R1 field.

The RR instructions are used for operations between registers. We are assuming in this discussion that the machine contains 16 general registers which function as accumulators or index registers in all arithmetic and logical operations. Each general register contains a 16-bit word consisting of two 8-bit bytes. For arithmetic operations, the most significant bit is considered the sign bit using 25 complement representation. The general registers of the machine are usually numbered from 0 to 15 (decimal) and written in hexadecimal notation as 0 through F. In this example, the general registers have not been given specific functional assignments. However, in some machines certain registers are assumed to perform specific functions. These can include specific stack pointer registers and program counter registers. Figure 2 depicts the lyoical signal path for executing the RR instruction in a bit-slice system.

The actual operation of the Registerio-Register Instruction is as follows. First, the instruction is elated and placed in the instruction register as shown in Figure 2. This is part of the fetch routine Newtonian the instruction is decoded via the mapping PROM and the appropriate micronistruction in the microprogram memory selected and placed in the pipeline register. Then, the instruction is executed where the two registers in the general purpose or a terror than 4 may 12. He will be a second to the PR may 12. He will be a second to the PR may 12. He will be sometimes of the PR may 12. He did so the instruction register The actual microcode required in




Figure 1. Various instruction Types for the ADD operation.




Figure 2. Register-to-Register instructions Select Two Registers in the Am2903 Array for instruction Execution.

execute this instruction is shown in Figure 3. Here, we assume the Program Counter (PC) value is contained in one of the general registers and can be selected by microcode as well as the R1 and R2 fields. This was shown in Chapter 3.

Register-to-Memory-Reference

The register-to-memony-reference instruction is one whereby the contents of the memory location pointed to by the register identified with the X2 value is fetched from memory and then added to the register value specified in the R1 field. The result of this operation is placed in the register specified by the R1 field.

Figure 4 shows a general block diagram of the hardware used to implement the instruction types described in the first part of this application note. As shown, the memory address register can be driven by either the Y outputs or the DB outputs of the Am2903s.

In addition, the Y outputs of the Am2903s can be placed onto the memory data buts by means of a three-state buffer. The computer control unit is interpreted to the representative of that described in Chapter 2 of this application note series. For purposes of this discussion, we assume the program counter (PC) is one of the general purpose registers within the Am2903 register stack. Later, we will change this concept and use the PC external to Am2903.

The operation of the register-to-memory-reference instruction as depicted in Figure 1 can best be described by referring to Figure 4 depicted in Figure 1 can best be described by referring to Figure 5. 5. Here, we see the first three microinstructions that represent the letch noutine for the cut memory described machine. First, the program counter is placed in the memory address register and the program counter is incremented and returned to the PC register.

MicroInstruction						Micr	ocycl	e Tim	9		- 1	75	
Operation	TO	T1	T2	ТЗ	T4	T5	T6	17	TB	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	×				-2.				1.57		1.7.		17.2
Fetch Inst to IR	Della	X-	5.00	(1)	0 :	1.71-1		1.1	100	1.1	ıbb	91	1.000
Decode	0	1	×	2	61.	G	2			540		-	1.15
R1+R2 → R1	10 -		1	x	36		- 1	AG .	2			119	* 0

Figure 3. Register-to-Register Instruction Microcode.




Figure 4. Simple Memory Addressing Scheme with PC in the ALU.

Microinstruction						Micr	ocycl	e Tim	•			1	
Operation	то	п	T2	Т3	T4	T5	T6	17	T8	19	T10	T11	T12
PC → MAR; PC + 1 → PC	x			1				-		9	sasi.	- (10	M-01-10
Fetch Inst to IR	75	X			91	. 3 11		20	10.71	es.	sio.	477	01-10°c
Decode	-		х	1		119	· i .	76	100	31	201	anice	ar Hura
(X2) → MAR				Ιx	0.1	-		173	197	. 1:1	265	A 16	1.0000
MEM + R1 → R2	İ				lх	13	3.5	1.	7	-13	bear -	32%	Jy offi

Flaure 5. Register to Memory Reference Instruction Microcode.

Next, the instruction is fetched from memory and placed in the instruction register within the CCU. Thirdly, the instruction is decoded with the mapping PROM and the appropriate micro-instruction selected and placed in the pipeline register. To execute this persoural register-to-memory-reference instruction, it is necessary to pictic the contents of the register specified by the X2 field into the memory address register. Then the contents of memory can be fetched and the operand added to the value currently contained in the register specified by the R1 field. The result of this operation is placed in the register specified by the R1 field. All totaled, the execution of this register to memory reference instruction requires five microcycles as depicted in this example.

Memory to Memory

This instruction is one whereby the memory location pointed to by the contents of the register specified in the X2 field is fetched and the memory location pointed to by the contents of the register locations specified in the X1 is fetched and these two operands are added together. At the completion of the instruction, the resultant is placed in the memory location as defined by the contents of the register specified in the X1 field.

The Memory to Memory Instruction operation is also depicted by the block diagram shown in Figure 4. In fact, all of the next six instructions to be defined utilize the block diagram of Figure 4 to represent the hardware required for Implementing these instructions.

The microcode required for the memory to memory instruction is detailed in Figure 6. The first three microinstructions represent the fatch routine. In the fourth microinstruction, the contents of the register specified by the X2 field are placed in the memory adverse register. Then, in the fifth microinstruction the contents of

this memory location is loaded into the Q register within the Am2903. This value is temporarily held for use later. In the sixth microinstruction, the contents of the register specified by the X1 field in the instruction is placed in the memory address register. On the seventh microinstruction, this operand is fetched from memory and added to the contents of the Q register with the result being placed in the Q register. In the eighth microinstruction, the current contents of the Q register is returned to the memory location. This memory location is specified by the Contents of the register specified by the X1 field and is still in the memory address register. Thus, we have used the Q register as a temporary holding register for the data used in this instruction.

my antition rictle. As a frozen and more subtract requirement

Register with Short-Immediate

This instruction is a technique whereby a 4-bit field is added to the contents of the register specified by the R1 field. Thus, short jumps or branches can be executed within a range of zero to fifteen memory locations. The more significant 12-bits of the word are zero filler.

The register with short Immediate Instruction operates very similar to the register-b-register instruction. The microcode for this instruction is shown in Figure 7. The only difference between the register-to-register instruction and the register-short-immediate instruction is that instead of adding operands specified by the 71 and 72 fields, we take a data value contained in a four-bit field in the instruction as depicted in Figure 1 and add it to the contents of the register specified in the R1 field. The results of the operation are returned to the register specified by the R1 field. This addition is performed by taking the 4-bit data value shown in Figure 1 as the DATA and zero filling the twelve most significant bits. This gives us a 16-bit word ranging in value between zero and fifteen. Thus, short immos can be implemented using bits technique.

Microinstruction			1.			Mics	ocycl	e Tim	•			1	
Operation	TO	T1	T2	Т3	T4	T5	Т6	17	TB	Т9	T10	T11	T1:
PC → MAR; PC + 1 → PC	х	-			-								Г
Fetch Inst to IR		x		-					1				
Decode			x							1 -			
(X2) → MAR			l	×			ra.		-	1		1	1
MEM → Q			i	l	x					l		l	1
(X1) → MAR					-	×	-7	7.		l			
MEM + Q → Q	1		1		175		×				2.0	i	
O → MEM				1		Į.	1	l x				1	

Figure 6. Memory to Memory Instruction Microcode.

MicroInstruction								e Tim					
Operation	TO	TI	T2	Т3	T4	T5	T6	17	T8	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	×	: 4.		1		14.	- :	. :	4.5	<i>i</i> 4.			%
Fetch Inst to IR		×	500	7	- 2"	74		-	-		17.		15 .7 5
Decode			x	i i		0. 7		2.		47	1.	1 1 1	11 .
R1 + Data → R1				x	-					,			

Flaure 7. Register Short immediate Instruction Microcode.

Register to Indexed Memory

The 16-bit word in the register defined by X2 in the instruction is added to the address that is the second word of memory. Then, this address is used to felch an operand from memory which is address is used to felch an operand from memory which is added to the contents of the register pointed to by R1. The results of this operation are then placed in R1. The instruction format for this instruction was shown in Folium 1.

The Register to Indexed Memory Instruction is shown is Figure 8 and executed in the following manner, First the current PC value is placed in the MAR and PC + 1 is returned to the PC register. Next, the instruction at this memory location is elsethed and placed in the instruction register. On the third cycle this instruction is decoded and the contents of the microprogram memory placed in the pipoline register. On the fourth microinstruction, the PC value is again placed in the MAR and PC + 1 is returned to the PC register. On the fifth microinstruction, the value at this location in memory is fetched and added to the contents of the X2 register.

with the result being placed in the MAR. And on the sixth microinstruction, the operand pointed to by this address is fetched and added to the contents of R1 with the result being placed in the register cointed to by the R1 field of the instruction.

Register to Memory Immediate

In the register to memory immediate Instruction, the contents of the memory location pointed to by the register specified in the X2 field is fetched from the memory and the data value which is in the second word of the instruction is also fetched from memory and added to it. This result is then added to the contents of the R1 register and the final result replaces the value currently in R1.

The register to mismory immediate instruction as shown in Figure 1 is implemented using the microcode shown in Figure 9. Again, the first three microinstructions are the fetch routile. The fourth microinstruction is used to take the contents of the register specified by the X2 field and place it in the memory address

Microinstruction	Microcycle Time											realise in		
Operation	TO	T1	T2	T3	T4	T5	T6	17.	T8	T9	T10	·T11	T12	
PC → MAR; PC + 1 → PC Fetch Inst to IR Decode PC → MAR; PC + 1 → PC MEM + X2 → MAR MEM + R1 → R1	×	X	×	×	x	×	1 1	4	-		0.	0 + 0 + 0 +	38 38 28 20 - 0	

Figure 8. Register to Indexed Memory Instruction Microcode.

Microinstruction			**			Mici	rocycl	e Tim	0 7				
Operation	TO	TI	T2	Т3	T4	T5	Т6	77	Т8	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	X		-			1	Ī		3	- 1	24	110-	.9
Fetch Inst to IR		×		,				- 1			Hic	12	-7
Decode	1		×		1	. 1		3		Ì		- 0	.10
(X2) → MAR	1			X				1	5.	[23	· 1/4 ·	29
MEM + R1 → R1	+			1	×								104
PC → MAR; PC + 1 → PC						×							
MEM + R1 → R1		-		1	1		x	!	l			l	ļ

Figure 9. Register to Memory Immediate Instruction Microcode.

register. Next, the operand at this memory location is brought into the Am2903's and added to the contents of the register specified by the R1 field with the results returned to that register. The sixth microinstruction is used to set up the memory address register to fetch the second word of the instruction. The seventh microinstruction brings this data value into the Am2903 ALU via the data bus and adds this value to the contents of the register specified by the R1 field. The result of the operation is placed into the register specified by the R1 field.

Memory to Memory Indexed

The memory to memory indexed instruction is one whereby the contents of the register specified in the X2 field are added to the second word of the instruction to form a new address. This address is then used to fetch an operand which is added to the operand selected by taking the contents of the register specified in the R1 field and using that as a memory address to fetch an operand. The result of this addition is then replaced in the memory location pointed to by the contents of the register specified in the X1 field.

The memory to memory indexed instruction is probably the most complicated of the instruction format described in the application note. In all, nine microinstructions are required for its implementation. Basically, the first three microinstructions are used to telch the instruction from memory, place it in the instruction register, and decode the instruction for initial operation. Again, the basic fetch routine. Microinstruction number 4 sets up the memory address register to fetch the second word of the instruction and microinstruction number 5 is used to frim fails the value from memory.

ory into the Am2903 ALU where it is added to the X2 register. The results of the addition are placed into the memory address register during this microinstruction. This value is used to fetch a value from memory which is placed in the O register using microinstruction number 6. In the seventh microinstruction, the contents of the register pointed to by the X1 field are placed in the memory address register so that microinstruction eight can be utilized to bring this memory value into the Am2903 where it is added to the contents of the O register with the result being placed into the Q register. Microinstruction number 9 is used to place this value back into the famory location as specified by the contents of the register pointed to by the X1 fixld. This memory address is still contained in the memory address register so that no updating is required. The total microcode required to implement this instruction routine is shown in Figure 1.

Register Immediate

The register immediate instruction is a very useful instruction which allows data to be added to the contents of the register. In this example, the second word of the instruction is fetched and added to the contents of the register specified in the R1 field.

Purister to full seed that one

Figure 11 depicts the microcode used to implament the register immediate indirection. Here, the first three microinstructions are the fetch routine for the instruction. The fourth microinstruction of the instruction of the instruction. The content word of the two word of the two word of the two more instruction. The contents of this memory location is brought that the instruction. The contents of this memory location is brought on the Ampleon ALU and added to the contents of the register specified by the RT field. The result of this operation is placed in the recister specified by the RT field.

Microinstruction						Mic	rocycl	e Tim	• .			1	
Operation	TO	T1	T2	Т3	T4	T5	T6	17	T8	Т9	T10	T11	T12
PC → MAR; PC + 1 → PC	х												
Fetch Inst to IR	2	x						-	1	e cont			
Decode			×	7.1	11	:		77.	. *			0.	100.11
PC → MAR; PC + 1 → PC	7	-	1	×							25	AM-	****
MEM + X2 → MAR					x	1					181		24
MEM → Q				- 1	4	x	1		: 6			2.64	3.
(X1) → MAR							x		12.5		11		3 11/3%
MEM + Q → Q		1		1	16			x		13.5	39	. 20	47.00
Q → MEM		1		1	-:		1.6		x	117	-7/4 × -	X-4	TEMP

Figure 10. Memory to Memory Indexed Instruction Microcode.

MicroInstruction						Micr	ocycl	e Tim	•			120	
Operation	то	T1	T2	Т3	T4	T5	T6	17	T8	T9.	T10	T11	T12
PC → MAR; PC + 1 → PC	×								.7	- 1	٥.	1.	w'i
Fetch Inst to IR	i i	Ιx	i			- 1					FU	,544	:03
Decode	1		x	1						1		91.4	Dev
PC → MAR; PC + 1 → PC	1			x			1 1		l	l		- M =	· .X.
MEM + R1 → R1				l	l x						19 4-	4 0 0	±Μ

Figure 11, Register Immediate Instruction Microcode.

Memory Immediate (T) endual dated city to neimodal empiric

The memory Immediate instruction is used to add immediate data contained in the second word of the instruction to a location in memory. The memory location is contained in the register specified in the X1 field of the Instruction.

The memory immediate instruction is similar to the register immediate instruction except that an indirect addressing scheme is used. Again, the first three microinstructions letch and decode the memory immediate instruction. The fourth and fifth microinstructions are used to fetch the data value which is the second word of this memory immediate instruction. Microinstruction number 4 sets up the memory address register and microinstruction number 5 brings the data into the Am2903 Q register. Microinstruction number 6 places the contents of the register specified by the X1 field into the memory address register so that the contents of this memory location can be brought into the Am2903 during microinstruction number 7. Here, during microinstruction 7 the contents of the Q register are added to this value and returned to the Q register. At microinstruction 8, the Q register is written back to the memory location as specified by the contents of the register pointed to by the X1 field. This value was already in the memory address register because it was used to fetch the operand originally at this location. The microcode for this instruction is detailed in Figure 12.

Improving Program Control Unit Performance

If we examine the microcode as shown for the various instruction types depicted in Figure 1, we find that all of these microroutinas have several things in common. First, the very first microinstruction simply sets up the memory address register with the current value of the program counter. In addition, this microinstruction increments the current program counter value. The second microinstruction simply fetches the contents of memory and places it in the instruction register. The third microinstruction is used to decode the microinstruction, select the appropriate micromemory word and set it into the pipeline register. Finally, the fourth microinstruction begins actual execution of the desired instruction. In all of these examples and using the block diagram of Figure 4, we find that a bottle neck occurs in the ALU because of our need to be operating on program counter data and operand data intermixed. We can improve the performance of the program control unit by making the program counter an external register and using a multiplexer to select either the program counter or the Am2903 output to load the memory address register. This is depicted in block diagram form in Figure 13.

The first effect of implementing a program control unit with this architecture is that one of the instruction types is shortened by one microcycle. This is the register-to-memory-immediate instruction. The new microcode flowcharts for this instruction is

Microinstruction	white.	111.	104			Micr	ocycl	e Tim	.e				
Operation	TO	T1	T2	73	T4	T5	T6	17	T8	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	X			9	1947		-		- /				A
Fetch Inst to IR	100	x.	2.00			1-1	12.00	-10					- Ker
Decode			×	1	57	1		33		10.0	-21		
PC → MAR; PC + 1 → PC	: 3	100	17.1	×		-1		4		- 1	22	S. "	11
MEM → Q					x	1 1	9.		·, -	1.0	2	1	cairs o
(X1) → MAR	901	100	-14		611	X	- 1 -	1.	-	.11		1	3000 D
That MEM + Q → Q equilable on the	45.7	1,000	10		**	11.1	x	200	1.11	-	50	10	
Q → MEM			-	-			-	х					

Figure 12. Memory immediate Instruction Microcode.




Figure 13. Memory Addressing Scheme with PC Outside of the ALU.

shown in Figure 14. In this case, we see that a PC value can be placed into the memory address register and the PC incremented while the ALU within the Am2903 is being used to perform either a pass or an addition. Thus, this architectural change has made some improvement in the thru-put of our machine.

The most important improvement in thru-put realized by the architecture shown in Figure 13 can be seen by evaluating the timing for sequential instructions. That is, what happens when several instructions are executed sequentially?

To keep the examples simple, let's visualize the microcycle timing chart for three register-to-register instructions executed sequentially. The most obvious timing chart would simply be to take the register-to-register microinstruction flows as shown in Figure 3 and concatenate three examples of this timing chart. If we do this, we will see that the final execution of the values of R1 + R2 return to R1 utilize the ALU, but the program counter is not in operation. However, the next microcycle requires placing the program counter into the memory address register. Thus, the architecture of Figure 13 allows us to do these two micro-operations during the same microinstruction. If we assume three register-to-register instructions in sequence in memory; let's call them instruction A, B and C; the timing chart of Figure 15 results. What we see in this diagram is that the execution of instruction A can be overlapped with the set up the program counter in memory address register for fetching instruction B. Thus, instead of instruction B starting at time T4, it may be started at time T3. This can be accomplished by simply having the execution microinstruction also load the MAR with the current PC value and increment the PC. From this discussion, we can see that instead of twelve microcycle times being required to execute three register-to-register instructions, only nine microcycle times will be required. We should caution that if the reader counts the microcycles in Figure 15, he will arrive at 10 microcycle times being required. This leads us to our next point.

If we examine all of the instructions described earlier in this application note, we will find that in all cases, the execution of the instruction (the last microcycle) can be overlapped with the first

microinstruction of the fetch routine. Thus, the architectural change shown in Figure 13 not only allows three of the instructions to execute faster during their total microcode, but in fact all microinstructions can be executed at least one microcycle faster because of the ability to overlap the first microcycle of the fetch routine with the execution of the instruction. This architectural change therefore saves one or two microcycles depending on the instruction.

In Chapter 9 we will show how further overtapping at the machine Instruction level can allow us to execute a register-to-register instruction during every microcycle, effectively, rather than every three microcycles as shown in Figure 15. At the present time, let us simply leave the discussion at this point.

Subroutining

An implementation technique that is common to the different addressing modes is the subroutine (also called stack and link). The subroutine allows sections of main program to access a common subsection of the program. The general effect is to allow, less lines of machine code to be written for any given program that employs subroutines.

by the X1 build rate the momenty address rea

Figure 16 shows an example of a subroutine within the program. The main program execute is instructions until tig test to instruction \$2 which is a call to subroutine. This instruction puts address \$0 in the program counter white saving address \$10 in a separate replication puts address \$10 in a separate replication puts address \$10 in a separate replication address \$10 in a separate replication address \$10 in the program continues on from subroutine command. The return-from-subroutine command. The return-from-subroutine command takes a value out of the return register and puts that into the program counter. At that point the program counter continues down in the main body of the program until it reaches address \$2. At this time, another call to subroutine may occur forcing the program counter back to the value of \$10 white putting the value \$5 into the return address. The subroutine is executed and at address \$80 the return address. The subroutine is executed and at address \$80 the return address. The subroutine is executed and at address \$80 the return address.

Microinstruction						Mic	rocyc	le Tim	0				
Operation	TO	T1	T2	· T3	T4	T5	T6	177	TB	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	х	Ι											
Fetch Inst to IR		x			4						1		
Decode			x		;		-			7-			
(X2) → MAR	:			x							-:		
MEM + R1 → R1					x	7		11.	11		1		
PC → MAR; PC + 1 → PC					l x			1	-		Η!	l	
MEM + R1 → R1		1	1			ĺχ	1	1		,	1	1	

Figure 14. Register to Memory Immediate Instruction Improved Microcode.

MicroInstruction		Microcycle Time												
Operation	TO	T1	T2	Т3	T4	T5	T6	17	T8	Т9	T10	T11	T12	
PC → MAR; PC + 1 → PC	Α			В	_		С		1					
Fetch Inst to IR	١.,	Α.			В			Ċ						
Decode			Α.			В.	1.		C					
R1 + R2 → R1		~ 1	7.1	A	1		В		1	l c				

Figure 15. Register to Register Instruction with Overlag of Execute and PC Control.





Figure 16. Subroutine Execution.

the subroutine will return control of the program to address 58 of the instruction stream and the main program continues to sequence through its instructions.

In many systems, one subroutine may very well call another subroutine which may in turn call yet another subroutine and so on. To accomplish this the return address linkage must now be "nested" using a last-in first-out (LIFO) stacking arrangement. Figure 17 illustrates subroutine nesting. In this example, the main program contains a subroutine call or jump-to-subroutine command (JSB) at address 53. Program control is passed to the first subroutine at address 88, while the return address 54 is placed in the stack. At address 89 the of the subroutine 1 another JSB command is encountered passing the program control to Subroutine 2 at address 502. The return address value 90 is pushed onto the top of the stack. This continues in like fashion for calls to Subroutine 3 and 4 with return address 506 and 723 being placed on the stack. At address 785 of Subroutine 4, a Return from Subroutine (RTS) command is decoded causing the return address 723 on the top of the stack to be placed in the program counter and the contents of the stack are "poped" up one place. At address 725 another RTS command is found, causing the top of the stack, address 506, to be placed in the program counter and the stack is poped. The identical action occurs for the RTS commands at address 507 and 92 such that control is eventually returned to the main program and the stack is empty.

The LIFO or subroutine stack in the program control hardware is shown in Figure 18. When the call from subroutine command is decoded by the computer control unit, the pipeline register outputs cause the stack control to accept the output of the program counter register and place it at the top of the stack. Next the subroutine address is brought in from the memory passed through the multiplexer and placed in the MAR. The subroutine address is also brought through the multiplexer incrementer. through the incrementer and placed in the program counter register to be used as a possible next source of address. The subroutine return address is recovered from the stack when the pipeline register instructs the stack control logic to place the return address at the multiplexer. The return address is passed through the multiplexer and clocked into the MAR. The return address is also clocked into the PC register via the incrementer multiplexer and the incrementer, for use as the next sequential address. Figure 19 shows the jump to subroutine instruction and Figure 20 shows the microcycles that are used in a typical call to subroutine command using the program control hardware shown in Figure 18. At T0 the program counter is placed into the MAR and updated. Time T1 finds the MAR accessing the submutine call instruction, with the instruction being placed into the instruction register. At T2 the opcode is decoded by the CCU, and the first instruction microcode bits are clocked into the pipeline reaister. At time T3, the PC is placed in the MAR. At T4 the starting address of the subroutine is being fetched and placed into the MAR: the stack pointer is incremented; the current program counter is placed on the LIFO stack; and the starting address of the Subroutine plus one is placed into the program counter.

Figure 21 details the microcycle timing for a return-from-subroutine execution. At line zero the currient program counter is placed into the MAR, then incremented by one. During time one the contents of time MAR fetches the return from subroutine command, which is then clocked into the instruction register at the end of the microcycle. At time 2 the contents of the instruction register is decoded in the CCU with the control bits being clocked into the pipeline register. During time 3 the return address on the top of



about Figure 17. Nested Subroutine Example 15 House




Figure 18. Subroutine Stack Architecture.

To account this piece of a

or Citra Land of the confusion and a carrier of a

6 12 6 23




Figure 19. Jump to Subroutine (Branch and Stack) Instruction.

Microinstruction	Microcycle Time													
Operation	TO	T1	T2	Т3	T4	T5	T6	17	Т8	T9	T10	T11	T12	
PC → MAR; PC + 1 → PC	х	-			. 200	1.				J 50.	.03.1		Linux	
Fetch Inst to IR		х			1									
Decode			x		1		i			1		145.C	1.30	
PC → MAR; PC + 1 → PC			1	×			1	20.	an-			4000	D.B	
MEM → MAR; PC → STACK		1		١.	x	-		211.		1			12	
MEM + 1 → PC; SP + 1 → SP	45		1	1	١.		-		70.		1 1		16	

Figure 20. Branch and Stack Instruction Microcode.

Microinstruction					Mic	rocy	cle Tir	ne -					
Operation	TO	T1	T2	Т3	T4	T5	T6	17	T8	T9	T10	T11	T12
PC → MAR; PC + 1 → PC	x												
Fetch Inst to IR		x					1	-					
Decode			x										
Stack → MAR; Stack + 1 → SP SP - 1 → SP				x									

Figure 21. Return from Subroutine Instruction Microcode.

the LIFO stack is placed into the MAR, while that value plus one is stored into program counter. The stack pointer is then decremented.

The basic program control hardware thus developed with some embellishments added are contained within the Am2930 program control unit as shown in Figure 22. The Am2930 is a 4-bit slice of the program control unit. It therefore easily allows the address bus to be virtually independent of the data bus in terms of width. The Am2930 has a general purpose auxiliary register which has two sources and two destinations. One source being the D inputs which flow through the R multiplexer and hence into the auxiliary register and the other source being the output of the full adder which is the second input to the R multiplexer. The two outputs of the auxiliary register go to the A and B multiplexers which in turn source the A and B inputs to the full adder. The register enable pin (RE) allows the auxiliary register to be unconditionally loaded from the D Inputs of the Am2930. The A multiplexer selects as its sources a logical zero, the output of the auxiliary register, or the D inputs. The B multiplexer accepts the outputs of the auxiliary register, a logical zero, the output of the subroutine stack file, or the output of the program counter register as its sources.

In the Am2930 design the LIFO stack is 17 words deep, allowing up to seventeen levels of subroutine. The LIFO stack is controlled by the stack pointer look which gives a FULL indication when the

stack is full and an EMPTY indication when the stack has empiled. The input to the LIFO stack is fed through a stack multiplexer whose inputs may be 0 inputs or the output of the program counter. Thus, depending upon the application, the stack may be used as either a subroutine stack or a general purpose LIFO stack which resides on the D bus. The incrementer and the full adder are controlled by the Ci and Cn carry-in bits respectively. Figure 23 details the rippie carry connections between Am2930s in a 18-bit array. The Crimput of the least significant slice (LISS) is controlled from the pipeline register.

The Cl signal is internally propagated through the incrementer of each device using carry look ahead logic. The microprogram memory, using the Cl input may now cause the Anz-293b to repeatedly access the same main memory instruction it so desired. The full adder has its Ch input led to ground for the LSS device of the Anz-2930 array. The Cn signal is progagated in parallel through the Anz-2930.

For a faster propagation of the Cn signal the interconnection shown in Figure 24 should be employed. The generate and propagate pins $(\overline{6}, \overline{P})$ of the Am2902A carry look ahead generator. The look ahead carries (Cn + x, y, z) are connected to the Cn inputs of their respective devices. The output of the Am2930 is three-state and is controlled by the output enable oil.




Figure 22. Am2930 Block Diagram.




Figure 23. Ripple Expansion Scheme for Am2930's.




Figure 24. Parallel Look-Ahead Expansion Scheme for Am2930's.


(OE). Other features of the Am2930 include an Instruction Enable pin (IEN). This pin allows the Am2930 array to be taken off of the microprogram data bus thus allowing the bits that were formerly committed to the Am2930 to be used in conjunction with other devices. The Am2930 also includes a condition code input (CC). The Condition Code input permits the conditional testing of a single bit. This allows the feasibility of such techniques as conditional branching at the macroprogram level. For more detailed explanation of the Am2930, its instructions and its applications, see the Am2930 Data Sheet. Figure 25 shows a typical system interconnection using the Am2930. The instruction lines, Ci, RE and the OE control pins are connected directly to the outputs of the combination microprogram memory and pipeline registers contained in the Am24775 devices. The condition code inputs are obtained from the Am2904 status and control device, thus allowing conditional jumps on status. Status from the Am2904 is also

fed into the test mux for use by the Am2910 for its conditional code input. Lilewise the full and empty indications from the Am2930 are fed into the test MUX for use by the Am2910 to ascertain the current status of the stack. If the stack is full and the user wishes to pus the data onto the stack then the current data muct be emptied from the stack under microprogram control, using additional hardware.

of the Angeling depleting the street is 17 and a

Another feature of the Am2930 Program Control Unit as shown in Figure 22 is the full adder between the program counter and Y outputs. This allows for the execution of PC relative addressing types of instructions. While this can be an effective addressing scheme, it will not be covered in detail in this application note.

While the Am2930 offers advantages in small high performance systems requiring a small LIFO stack, it is not intended to be the solution for all program counter requirements.



to Each and for of a 6160 or to Figure 25. System Interconnection Using the Am2930.

Using the Am2901A as a Program Control Unit


will bus enuite that are such that

Up to this point, the discussion has concerned a general architecture which includes 16 general registers in the ALU section : and the LIFO stack is a program control section as shown in Figure 18. An alternative architecture and that used by most general purpose machines, is to place the LIFO stack in main memory. The stack pointer for the main memory LIFO stack can be contained in the program control unit to be described in this section. If the program control unit is built using Am2901A's it now has the capability of using its internal registers as the program counter, stack pointer, upper stack bound pointer, lower stack bound pointer, and internal temporary registers. This of course provides considerable flexibility in the architecture and also allows for a much greater repertoire of instructions to be executed. Particularly, several stack instructions can be included in the instruction set, most of which will use the form of the register-toindexed-memory instruction format as shown in Figure 1.

Another advantage of the architecture shown in Figure 25 is speed. The Am2901A's slightly surpass the Am2903 in speed.

Thus, a 16-bit Am2901A program control unit erchitecture can be implemented and it will perform well within the microcycle times budgeted for the system.

Looking at Figure 26 which shows the Am2901A used as a program control unit and the Am2903 used for the general register stacks/ALU section, we see a three-state buffer on the Y outputs of the Am2903 connected to the data bus as well as a three-state buffer at the input of the Am2903's from the data bus. This provides isolation and buffering for the bus as well as allowing appropriate disconnects so that certain microcycles can be combined to improve the overall performance of the machine. In addition a transfer register is used between the Am2903's and Am2901s to allow a microcycle to be terminated if an ALU operation is taking place within the Am2903's. This provides higher performance operation for the machine. In addition, a bi-directional buffer (such as the Am8304B) is used between the Am2901A Y-outputs and the Am2903 Y-outputs. This gives the ability to push the program counter contained in the Am2901A on the stack for interrupt handling. In addition, values coming from the Am2903 can be placed in the memory address register.



Floure 26. PCU Architecture Using the Am2901A.

Summary

The thrust of this discussion has been aimed at defining and implementing hardware to accomplish addressing of main memory. We have shown that a speed advantage is realized if the program counter is kept separate from the main general purpose register stack/ALU hardware. The most general purpose program control unit is the Am2901A. It offers several advantages in terms of program control, stack pointer control, and stack pointer boundary conditions. The Am2930 can be used in program control units occupying less space and including a built-in stack, but has some speed and performance limitations. Both devices can be used to implement the basic addressing modes associated with the instructions described in this application note.


Another purpose of this application note is to set the stage for Chapter 9 where we will overlap machine instructions such that register to register instructions can be executed in a single 200ns microcycle and the memory reference instructions can be executed in 600ns (3 microcycles) as the effective execution time. Also, we will expand on the use of the Am2901A as a Program Control Unit.

and the UTO stack is a program opinion of the

Chapter VI Interrupt

IN DREST TREATED THE CODE CODE TO USE TO USE A CONTRACT TO USE ON INCOME.

and before a new instruction states

Major Color


4) In Contract of the entract and forms and of the order of the entraction of the entract of

Chapter VI Interrugt

INTRODUCTION

A digital computer can be viewed as a finite state machine that moves from state to state via the execution of a program. Interrupt mechanisms provide a well-defined way of altering the flow of states in response to outside asynchronous events (interrupts). The choice of a particular interrupt mechanism can have a large impact on the through-put and flexibility of a system. Therefore, time should be spent carefully defining the interrupt mechanism can have a large impact on the spent of the system. Therefore, time should be spent carefully defining the interrupt mechanism of a new computer design.

One of the simplest ways to handle asynchronous events is the

POLLING VS. NON-POLLING

are initiated by interrupt requests.

polling method. With each possible event there is an associated flag that can be accessed by the program. The processor then interrogates each flag in order to determine if service is required. This method trades simple hardware for software. This not only uses memory space but also uses time for polling the flags when no service is required. The polling, method has low system through-put, high real time overhead and slow response time! In non-polling systems, the asynchronous event generates an interrupt request signal which is passed to the processor. The processor inturn suspends the execution of the current process and starts execution of an interrupt service routine. When the interrupt routine is completed, the processor resumes execution of the suspended process. This system is called an interrupt of the suspended process. This system is called an interrupt driven because it executes interrupt service routines that

Although the non-polling method requires more hardware, it has amany advantages. Because the execution of interrupt service noutnes is transparent to the current process, less thought and time is required of the programmer of the current process. The response time is faster because no time is spent interrogating the other non-active interrupts, which in turn increases the system throughput. There is less real time overhead and less memory space required because only the service routine exists in memory and no polling routine is required.

MACHINE VS. MICROPROGRAM LEVEL INTERRUPTS

There are two levels on which interrupts may be handled. The first and most common is the machine level interrupt. In this method possible interrupt requests are checked for during the machine instruction fetch eyels. This guarantees that an interrupt can only happen when a machine instruction is complete and before a new instruction starts.

The second level of handling interrupts is on the microprogram has complete control of when to recognize an interrupt but in the macroprogram has complete control of when to recognize an interrupt but in the microprogram level system the microprogram can be interrupted at any time. This method has a smaller response time for servicing interrupt requests but requires that restrictions may be placed on the microprogram and the interrupt mechanism. These restrictions come from setting aside space on the finite microprogram stack in the sequencer for possible interrupt requests. Special consideration may also have to be given to loop counters.

TYPES OF INTERRUPTS

There are basically four types of interrupts based on the relationship of the source of the interrupt to the processor; within the processor, within the system, between software, and between processors. A multiprocessor has to be able to handle of four levels of interrupts. Therefore, the interrupt structure that is processor has to consider.

- A. Intraprocessor interrupts are those asynchronous events that happen within the processor during the execution of a machine instruction. This group includes such things as zero divide, overflow, accessing restricted memory, execution of a privileged instruction, machine failure, etc.
- B. Intrasystem interrupts are interrupts created by system peripherals such as disks, CRT's and printers that require service.
- C. Executive interrupts are those interrupts caused by the current program that is executing. This provides a way for the current program to make a request of the executive (operating system) program. These requests implif include such things as starting new tasks, allocating hardware resources (disks, line printers), communication with other tasks, etc. A good example would be the supervisor call (SVC) in the IBM 350/370 computers.
- D. Interprocessor interrupts include those interrupts between two intelligent processors. For example, this class of interrupts would be used to initiate data and status transfer between a local processor and a processor at a remote site.

SEQUENCE OF EVENTS FOR INTERRUPT HANDLING

When an interrupt occurs there is a sequence of six events that happen. These events, which can be implemented in microcode or machine code, integrated together with the hardware comprise the interrupt mechanism. The sequence of events describes the steps that occur to provide for a smooth transfer from the current process environment in on interrupt servicing environment and beak again. The sequence ensures that the processor status will be the same immediately after an interrupt is serviced as immediately before the interrupt occurred. The events listed in the next few paragraphs may differ in order or overlap depending upon the machine design and application.

Interrupt Recognition

This step consists of the recognition of an interrupt request by the processor via an interrupt request line. In this step the processor can determine which device made the request. The method that is used to determine which device to service is directly related to the interrupt structure of the machine. The different types of interrupt structures will be discussed in more detail below:

Save Status

The goal of this step is to make the interrupt sequence transparent to the interrupted process. Therefore, the processor saves a minimum set of flags and registers that may be changed by the interrupt service routine, so that after the service routine is finished they may be restored.

The minimum set of flags and registers would be those which will be destroyed in the transfer of control from the current process to the interrupt service routine. It is then the responsibility of the service routine to save any other registers which it might change. The minimum set of flags and registers might include the Program Counter, Overflow Flag, Sign Flag, Interrupt Mask, etc. The minimum set also includes any register or flag that needs to be saved that the interrupt service routine cannot access.

Interrupt Masking

This step can overlap some of the other steps. For the first few steps of the sequence all interrupts are masked out so that no interrupt may occur before the processor status is saved. The mask is then usually set to accept interrupts of higher prionty. Some machines allow the service routine to selectively enables or disable interrupts also. There may be different variations to this step depending upon the application.

Interrupt Acknowledge

At some point the processor must acknowledge the interrupt being serviced so inat the interrupting device knows that it is time to continue its task. The processor can acknowledge several different ways. One of the ways is to have a the devoted to interrupt acknowledge. Another meltion relies upon the interrupt acknowledge when the cause of the interrupt is serviced.

Some processor designs also use this signal as a request for the interrupting device to send an I.D. down the data bus. This aspect will be discussed in more detail below.

Interrupt Service Routine

At this port the processor can call the interrupt service routine. The address of the routine can be obtained several ways depending upon the system archifecture. The most trivial is when there is only open routine which polls each device to find out, which one interrupted. Some designs require that the interrupting device put an address on the data bus so that the processor can store it in its program counter and branch to it. Other designs use and 10 number derived from the priority of the interruptand put it through a mapping PROM or fook-up table in memory in order to Obtain the advices of the service routine.

Restore and Return solicity and thought interest articles

After the interrupt service routine has returned via some variation of an Interrupt Return instruction, the processor should re-

store all the registers and flags that were saved provious to the interrupt routine. If this is done correctly, the processor should have the same status as before the interrupt was recognized.

INTERRUPT STRUCTURES Justice of seneggen in callete to


There are several interrupt structures that can be implemented. As usual there is a trade-off between hardware and software (or firmware). Listed below are some of the more common structures used. The paricular structures vary in the way that the processor determines which device made the interrupt gayuest.

Single Request, Multiple Poll Poll Politics and Politics

In this structure there is one request line which is shared among all Interrupting devices. When the processor recognizes an interrupt request it poils all the devices to find the interrupting device (see Figure 1) Pronty is introduced via the order in which the devices are poind. This scheme also allows dynamic real/ocation of prionty.

Single Request, Dalsy Chain Acknowledge: 21 934136 98

In this structure there is one request line which is shared. When the processor receives an interrupt it sends out a signal acknowledging line interrupt. The acknowledge signal is passed from I/O device to I/O device until the interrupting device receives the signal. At this point the interrupting device left-like itself by putting an I/O, number on the data bus (see Figure 2). This structure requires less software, but has a statuc pronty associated with each interrupting device. There is also a time delay associated with diasy char acknowledge structure because in each device INTA signal has to pass through several gate delays.



Stress costs to a fir. and other established Figure 1. Single Request, Multiple Poll, no pi Maunata probabilità is established to is established.




Figure 2. Single Request, Daisy Chain Acknowledge.

Multiple Request a need that the Asian ass

This structure features one line per priority level (see Figure 3). The multiplo in estructure gives the fastest response time since the interrupting device can be identified immediately, it also results in simpler interfaces in the peripheral units, in general, a single interrupt request flip-flop. This structure allows for the possibility of having a mask bit associated with each priority level (device). The trade-off of this circuit is a wider bus and a limit of one persperal per priority level.

Multiple Request, Daisy Chain Acknowledge

This structure combines the Single structure Combines the Single structure Combines of the Single structure Single structure (see Figure 4). For each interrupt request in either of a directive structure of the which is connected to a streng of an interrupt acknowledge state of the structure of


The advantage of this structure is that a lot (more than available interrupt levels) of devices may be handled by breaking them up

into short daisy chains. This gives a shorter access time than a pure daisy chain with less hardware than an interrupt request line per device. This advantage is that each device must be intelligent to pass on the acknowledge signal which requires more hardware in each device.

PRIORITY SCHEMES

When handling asynchronous requests one must assume that sometimes two or more requests can happen simultaneously. In order to handle this situation, there must be some sort of priority scheme implemented to pick which request is serviced first.

The two most common priority schemes are the static and the rotating structures. In the static structure, all the interrupt levels are ordered from the lowest priority to the highest priority. This can be fixed in software or hardware and is usually permanent. In the rotating structure the possible interrupt requests are arranged in a circle. There is a pointer which points to the lowest priority interrupt. The priority of each interrupt increases as one travels around the circle, with the highest priority interrupt being



ground groupe thegan Figure 3. Multiple Request.





Figure 4. Multiple Requests, Dalsy Chain Acknowledge.

adjacent to the lowest priority interrupt. The lowest priority internuct pointer is changed to point at the interrupt that was just serviced. This structure is advantageous when all interrupts have similar priority and service bandwidth requirements.

MESTING

Nesting allows only higher priority interrupts to interrupt a processing interrupt service routine. Nesting requires fencing off equal and lower level interrupts. Fencing requires that the interrupt structure hold the value of the highest priority interrupt being serviced. This can be implemented with a Status Register that holds the value as a binary encoded number or in other systems as an In-Service Register with a different bit associated with each internet

Whether nesting is performed in microcode or not, all computers must have machine instructions to enable and disable interrupts



Flaure 5.

and set and clear mask bits. With these instructions, interrupt handlers can be written to accomplish nesting of interrupts although less efficiently than when done with microcode and hardware. In low-end computers, the interrupt structure only prioritizes interrupts leaving nesting to the software interrupt handiers.

A LINIVERSAL HARDWARE INTERRUPT STRUCTURE

While designing a hardware interrupt structure, the designer should consider the specific functions that are to be achieved. This provides for system optimization in not only hardware but also software. In the following paragraphs is a step by step development of a general purpose interrupt structure as related. to the design concepts involved.

Multiple Interrupt Request Handling

Since interrupt requests are generated from a number of sources, the interrupt structures ability to handle interrupt requests from several sources is important.

As implemented in Figure 5, the register configuration allows the hardware to handle interrupt requests from several sources. The first column of registers catches the asynchronous interrupt request. The second column of registers synchronizes the requests with respect to the system. After the interrupt is serviced, one of the CLR lines can be used to selectively clear the interrupt request.

Interrupt Request Prioritization


Since the processor can service only one interrupt request at a time, the interrupt structure should have the ability to prioritize the requests and determine which has the highest priority. As shown in Figure 6, a priority encoder can be put on the output of the interrupt storage registers. The priority encoder will identify the highest interrupt request as a binary encoded number.

Dynamic Interrupt Request Masking

The ability to selectively inhibit or "mask" individual interrupt requests under program control is desirable. For example at times it may be important to inhibit all interrupts except Power Failure. As shown in Figure 7 this is realized by ANDing the output of a mask register with the output of the interrupt storage registers. Therefore, the mask register can be used to select which interrupt requests will pass through to the rest of the hardware.

Interrupt Request Clearing

Flexibility in the method of clearing the interrupt allows different modes of interrupt system operation. Of particular value are the abilities to clear the interrupt currently being serviced or clear all interrupts.






Figure 7.

This is implemented in Figure 8 by use of the Vector Hold register on the output of the Priority Encoder. This register holds the latest interrupt request that was recognized. Before another interrupt request is recognized, the output of the Vector Hold register can be led through some clear control logic to selectively clear the old interrupt.

Interrupt Request Priority Threshold

The ability to establish a priority threshold is valuable. In this type of operation, only those interrupt requests which have higher priority than a specified threshold priority are accepted. The threshold priority can be defined by microprogram or can be automatically established by hardware at the interrupt currently being serviced plus one. This automatic threshold prevents multiple interrupts from the same source.

" Figure 10. Am2514 Logic Symbol.

This feature is implemented in Figure 8 using an incrementer and status register which is compared with the current request. Each time an interrupt is recognized, the status register is updated with one plus the current level.

Interrupt Service Routine "Nesting"

This feature allows an interrupt service routine for a given priority request to be interrupted in turn by a higher priority interrupt request. This can be achieved by saving the status register before each interrupt is serviced and restoring it alterwards.

Microprogrammability and Hardware Modularity

These last two design concepts bring us to the Vectored Priority Interrupt controller, the Am2914. The Am2914 is a modular interrupt system block which is beneficial in two ways. First,





Figure 8. Include and remarks and an envelow later, in actif Augus would




hardware modularity provides expansion capability. Additional modules may be added as the need to service additional requests arises. Secondly, hardware modularity provides a structural regularity which simplifies the system structure and also reduces the number of hardware part numbers.

The Am2914 is microprogrammable, which permits the construction of a general purpose or "universal" interrupt structure which can be microprogrammed to meet a specific application's requirement. The universality of the structure allows standardization of the hardware and amortization of the hardware development costs across a much broader user base. The end result is a flexible, low cost interrupt structure as shown in Figure 9.

PROGRAMMING THE Am2914

The Am2914 is controlled by a four-bit microinstruction field In-Is. The microinstruction is executed if IE (Instruction Enable) is LOW and is ignored if IE is HIGH, allowing the four I bits to be shared with other functions. Sixteen different microinstructions are executed. Figure 11 shows the microinstructions and the microinstruction codes.

In this microinstruction set, the Master Clear microinstruction is selected as binary zero so that during a power-up sequence, the microinstruction register in the microprogram control unit of the central processor can be cleared to all zeros. Thus, on the next clock cycle, the Am2914 will execute the Master Clear function.



automatically equablished by incide as a at the more as a const bong terrupa pina nag. Ting supamata in pshot fina ensistin

Figure 10. Am2914 Logic Symbol.

MICROINSTRUCTION DESCRIPTION	MICROINSTRUCTION CODE 1312110
MASTER CLEAR	0000
CLEAR ALL INTERRUPTS	0001
CLEAR INTERRUPTS FROM M BUS	0010
CLEAR INTERRUPTS FROM MASK REGISTER OF Grant Park and yell us	.O. einel off burd in.
CLEAR INTERRUPT, LAST VECTOR READ	SASCA 0000 CONFIG
READ VECTOR - una of beau ody:	1010 5 0101 1421 5 A
READ STATUS REGISTER	0110
READ MASK REGISTER	0111
SET MASK REGISTER	1000
LOAD STATUS REGISTER	1001
BIT CLEAR MASK REGISTER	1010
BIT SET MASK REGISTER	1011
CLEAR MASK REGISTER	1100
DISABLE INTERRUPT REQUEST	1101
LOAD MASK REGISTER	1110
ENABLE INTERRUPT REQUEST	1111

Figure 11. Am2914 Microinstruction Set.

This includes blearing the Interrupt Latches and Register as well as the Mask Register and Status Register. The LGE flip-flop of the least significant group is set LOW because the Group Advance Receive input is teed LOW. All other Group Advance Receive inputs are teed to Group Advance Sendough advance Sendough and these are forced HIGH during this instruction. This clear instruction also sets the Interrupt Request Enable flip-flop so that a fully interrupt driven system can be easily initiated from any interrupt.

The Clear All Interrupts microinstruction clears the Interrupt Latches and Register.

The Clear Interrupts from M-Bus microinstruction clears those Interrupt Latches and Register bits which have corresponding M-Bus bits set equal to one.

The Clear Interrupts from Mask Register microinstruction clears those Interrupt Latches and Register bits which have corresponding Mask Register bits set equal to one. The M-Bus is used by the Am2914 during the execution of this microinstruction and must be floating.

The Clear Interrupt, Last Vector Read microinstruction clears the Interrupt Latch and Register bit associated with the last vector read.

The Read Vector microinstruction is used to read the vector value of the highest priority request causing the interrupt. The vector outputs are three-state drivers that are enabled onto the is instruction. This microinstruction also automatically loads the value "vector plus one" into the Status Register. In addition, this instruction sets the Vector Clear Enable lip-liop and loads the current vector value into the Vector Hold Register so that this value can be used by the Clear Interrupt, Last Vector Read microinstruction. This allows the user to read the vector as sociated with the interrupt, and at some later time clear the Interrupt Lath and Register to its associated with the vector read.

During the Read Status Register microinstruction, the Status Register outputs are enabled onto the Status Bus (S₀-S₂). The Status Bus is a three-bit, bi-directional, three-state bus.

The Read Mask Register microinstruction enables the Mask Register outputs onto the bi-directional, three-state M-Bus.

The Sot Mask Register microinstruction sets all the bits in the Mask Register to one. This results in all interrupts being inhibited.

The Load Status Register microinstruction loads S-Bus data into the Status Register and also loads the LGE flip-flop from the Group Enable input.

The Bit Clear Mask Register microinstruction may be used to selectively clear individual Mask Register bits. This microinstruction clears those Mask Register bits which nave corresponding M-Bus bits equal to one. Mask Register bits with corresponding M-Bus bits equal to one in affected.

The Bit Set Mask Register microinstruction sets those Mask Register bits which have corresponding M-Bus bits equal to one. Other Mask Register bits are not affected.

The entire Mask Register is cleared by the Clear Mask Register microinstruction. This enables all interrupts subject to the Interrupt Enable flip-flop and the Status Register.

All Interrupt Requests may be disabled by execution of the Disable Interrupt Request microinstruction. This microinstruction resets an Interrupt Request Enable (lip-flop on the chip.

The Load Mask Register microinstruction loads data from the three-state, bi-directional M-Bus-into the Mask Register.

The Enable Interrupt Request microinstruction sets the Interrupt Enable Inp-flop. Thus, Interrupt Requests are enabled subject to the contents of the Mask and Status Registers.

Am2914 BLOCK DIAGRAM DESCRIPTION

The Am2914 block diagram is shown in Figure 9. The Microinstruction Decode circuitry decodes the Interrupt Microinstructions and generates required control signals for the chip.

The Interrupt Register holds the Interrupt Inputs and is an eight-bit, edge-taggered register which is set on the rising edge of the CP Clock signal if the Interrupt Input is LOW.

The Interrupt latches are sel/reset latches. When the Latch Bypass signal is LOW, the latches are enabled and act as negative pulse catchers on the inputs to the Interrupt Register. When the Latch Bypass signal is HIGH, the Interrupt latches are transparent.

The Mask Register holds the eight mask bits associated with the eight interrupt levels. The register may be loaded from or read to the M-Bus. Also, the entire register or individual mask bits may be set or cleared.

The Interrupt Detect circuitry detects the presence of any unmasked Interrupt Input. The eight-noup Priority Encoder determens the highest priority, non-masked Interrupt Input and forms a binary coded interrupt vector. Following a Vector Read, the three-bit Vector Hold Register holds the binary coded interrupt vector. This stored vector can be used later for cleaning interrupts.

The three-bit Status Register holds the status bits and may be loaded from or read to the S-Bus. During a Vector Read, the incrementer increments the interrupt vector by one, and the result is clocked into the Status Register. Thus, the Status Register points but level one careater than the vector just read.

The three-bit Comparator compares the Interrupt Vector with the contents of the Status Register and indicates if the Interrupt Vector is greater than or equal to the contents of the Status Register.

The Lowest Group Enabled Flip-Flop is used when a number of Am2914's are cascaded, in a cascaded system, only one clowest Group Enabled Flip-Flop is LOW at a lime. It indicates the eight interrupt group, which contains the lowest priority interrupt level which will be accepted and is used to form the higher order

status bits.

The Interrupt Request and Group Enable logic contain various gating to generate the Interrupt Request, Parallel Disable, Ripole Disable, and Group Advance Sand signals.

The Status Overflow signal is used to disable all interrupts. It indicates the highest priority interrupt vector has been read and the Status Register has overflowed.

The Clear Control logic generates the eight individual clear signats for the bits in the Interrupt Latches and Register. The Vector Clear Enable Flip-Flop indicates if the last vector read was from this chio. When it is set if enables the Clear Control Logic.

The CP clock signal is used to clock the Interrupt Register, Mask Register, Status Register, Vector Hold Register, and the Lowest Group Enabled, Vector Clear Enable and Status Overflow Flip-Flors. all on the clock LOW-to-HIGH transition.

CASCADING THE Am2914

A number of input/output signals are provided for cascading the Am2914 Vectored Priority Interrupt Encoder. A definition of these I/O signals and their required connections follows:

Group Signal (GS) — This signal is the output of the Lowest Group Enabled flip-flop and during a Read Status micro-instruction is used to generate the high order bits of the Status word.

Group Enable (GE) - This signal is one of the inputs to the Lowest Group Enable flip-flop and is used to load the flip-flop during the Load Status microinstruction.

Group Advance Send (GAS) – During a Read Vector microinstruction, this output signal is LOW when the highest prionty vector (vector seven) of the group is being read, in a cascaded system Group Advance Send must be tied to the Group Advance Receive input of the next higher group in order to transfer status information.

Group Advance Receive (GAR) – During a Master Clear or Read Vector microinstruction, this input signal is used with other internal signals to load the Lowest Group Enabled lip-flop. The Group Advance Receive input of the lowest priority group must be tied to ground.

Status Overflow (SV) — This output signal becomes LOW after the highest prionity vector (vector sever) of the group has been read and indicates the Status Register has overflowed. It stays LOW until a Master Clear or Load Status microinstruction is executed. The Status Overflow output of the highest priority group should be connected to the interrupt Disable input of the same group and serves to disable all interrupts until new status is loaded or the system is master cleared. The Status Overflow outputs of lower priority groups should be left open (see Figure 14).

Interrupt Disable ($\overline{\text{ID}}$) – When LOW, this Input signal inhibits the Interrupt Request output from the chip and also generates a Ripple Disable output.

Ripple Disable (RD) - This output signal is used only in the Ripple Cascade Mode (see below). The Ripple Disable output is LOW when the interrupt Disable input is LOW, the Lowest Group Enabled Ilip-liop is LOW, or an interrupt Request is generated in the group. In the nephe cascade mode, the Ripple Disable output is tied to the Interrupt Disable input of the next lower priority group (see Figure 13).

Parallel Disable (PD) — This output is used only in the parallel cascade mode (see below). It is LOW when the Lowest Group Enabled (lip-flop is LOW or an Interrupt Request is generated in the group. It is not affected by the Interrupt Disable input.

CASCADING CONFIGURATIONS

A single Am2914 chip may be used to prioritize and encode up to eight interrupt inputs. Figure 12 shows how the above cascade lines should be connected in such a single chip system.




Figure 12. Cascade Lines Connection for Single Chip System.

The Group Advance Receive and Group Enable inputs should be connected to ground so that the Lowest Group Enabled Illiplip is forced LOW during a Master Clear or Load Status microinstruction. Status Overllow should be connected to Interrupt Disable in order to disable interrupts when vector seven is read. The Group Advance Send, Ripple Disable, Group Signal and Parallel Disable pins should be left open.

The Am 2914 may be cascade din either a Ripple Cascade Mode or a Parallel Cascade Mode, in the Ripple Cascade Mode, the Interrupt Disable signal, which disables lower priority interrupts, is allowed to ripple through lower priority proper Figurers 1, and and 17 show the cascade connections required for a ripple cascade 32 input interrupt system.

In the parallel cascade mode, a parallel lookahead scheme is employed using the high-speed Am2902 Lookahead Carry Generator. Figures 14, 15, and 17 show the cascade connections required for a parallel cascade 32-input interrupt system. For this application, the Am2902 is used as a lookahead interrupt disable




Figure 13. Interrupt Disable Connections for Ripple Cascade Mode.

generator. A Parallel Disable output from any group results in the disabling of all lower priority groups in parallel. Figure 15 shows the Am2902 logic diagram and equations.

In Figures 16 and 17 the Am2913 Priority Interrupt Expander is shown forming the high order bits of the vector and status, respectively. The Am2913 is an eight-line to three-line priority encoder with three-state outputs which are enabled by the five output control signals G1, G2, G3, G4, and G5, in Figure 16, the Am2913 is connected so that its outputs are enabled during a Read Vector instruction, and in Figure 17 the Am2913 is connected to microinstruction bits so that its outputs are enabled during a Read Status Instruction. The Am2913 logic diagram and truth table are shown in Figure 18.

The Am25LS138 three-line to eight-line Decoder also is shown in Figure 17. It is used to decode the three high order status bits during a Load Status instruction. The Am25LS138 logic diagram and trut table are shown in Figure 19.

Am2914 IN THE Am2900 SYSTEM

The block diagram of Figure 20 shows a typical 16-bit mincomputer architecture. The Amp214 is the heard of the interrupt Control Unit as shown at the bottom of the block diagram. It receives its microinstructions from the Computer Control Unit. The mask, Status and Interrupt vector information are passed on the data bus. The interrupt receives time from the Am2914 input. into the next microprogram Address Control unit where it can be used to disturb or the control unit where it can be been made.

Figures 21 and 22 show the detailed hardware design of two example interrupt control units (ICU's) for an Am2900 Computer




Figure 14. Interrupt Disable Connections for Parallel Cascade Mode.

Figure 15. Am2902 Carry Look-Ahead Generator Logic Diagram and Equations.




Figure 16. Vector Connections for both the Parallel and Ripple Cascade Modes.

System. Figure 21 shows an eight interrupt level ICU, and Figure 22 shows an ICU which has sixteen levels. In both designs, the Am2914 Instruction inputs and Instruction Enable input are driven by the Ig-2 field and IE bit, respectively, of the Microinstruction Register. Note that Am2914 Instruction inputs are enabled only when the IE bit is LOW. Therefore, the Io.3 field of the Microinstruction Register may be shared with another functional unit of the computer such as the ALU.

The Latch Bypass input is shown connected to ground so that a Low-going pulse will be detected at any of the Interrupt Inputs. The designer has the option of connecting the Latch Bypass input to a pull up resistor connected to +5 volts. This makes the inputs low level sensitive. They are clocked in by each system clock. It is therefore implied that the processor will have to acknowledge the interrupt so that the interrupting device will know when to release the interrupt request line.




Figure 17. Group Signal, Group Enable, Group Advance Send, Group Advance Receive and Status Connections for Both the Parallel and Ripple Cascade Modes.




Figure 18. Am2913 P ority Interrupt Expander Logic Diagram and Truth Table.




Figure 19. Am25LS138 3 to 8 Line Decoder Logic Diagram and Truth Table.




Figure 20. A Generalized Computer Architecture.




Figure 21. 8 Level Interrupt Control Unit for Am2900 System.




Figure 22. 16 Level Interrupt Control Unit for Am2900 System.

In Figures 21 and 22, the Status and Mask inputs/outputs are connected to the data bus in a bi-directional configuration so that Status and Mask Registers may be loaded from or read to the data bus with appropriate Am2914 instructions. This gives the designer level possibilities which could be very advantageous.

Number one is the ability to store the Status and Mask information on a stack in memory. This is very advantageous when doing nested interrupts. Secondly, it allows the designer to construct machine instruction that can modify these two registers. This is very important to the system programmer who is involved in writing sollware to manage the interrupts.

For the eight level ICU of Figure 21, the Status Overflow output is connected to the Interrupt Disable input, and the Group Advance Receive and Group Enable inputs are connected to ground, as previously described.

For the 16 interrupt level ICU of Figure 22, the Parallel Disable output of the higher priority group serves as the high order vector bit. An Am2913 Priority Interrupt Expander is gated by the Am2914 instruction lines so that its outputs lenabled only during a Read Status instruction, and is used to encode the high order bit of the status. An inverter suffices to decode the high order bit of the status bit during a Load Status instruction. As described prevously for a nipple cascade system, the Group Advance Receive input of the next higher priority group; the Ripple Disable outputs connected to the Interrupt Disable input of the next here priority group; the Status Cverflow output of the highest priority group is connected to the Interrupt Disable input put of the same group, and the Group Advance Receive input of the lowest priority group is connected to ground.

In both designs, two Am29751 32-word by 8-bit PROMS with three-state outputs are used to map the Am2914 Vector outputs into a 16-bit address vector. The PROM outputs are connected to the data bus. When a Read Vector Instruction (Am2914) is execcuted, the address vector is available to be used either as the address of the next instruction or a location to find the address of the next instruction to execute.

Figure 23 shows a design where the address vector from the mapping PROM can be clocked into a register in the Am2903's. The registers in the Am2903's would be split between general purpose, scratch, stack pointers and Program Counter registers.

The address vector also may be gated directly to the "D" inputs of the Am2911 Microprogram Sequencer as shown in Figure 24, and used as the start PROM address of a microinstruction interrupt service routine. This method would be most useful in a controller application. This method would trade faster service for a bigger microprogram that accommodates all the code to service each individual informul.

FIRMWARE EXAMPLE FOR Am2914 INTERRUPT SYSTEM

The software for handling interrupt requests is on two levels. The first level to come into play is the microprogram level. This is the level at which the request is recognized and the program counter is manipulated to start execution of a machine level interrupt service routine which is the second level. When the machine level interrupt pervice routine is finished, some form of a Return interrupt instruction is executed. The microcode for the return instruction manipulates the program counter so that execution of the current machine program previous to the request is restored as shown in Figure 25.

This example is concerned with the microprogram level. This microcode goes along with the hardware shown in Figure 23. In this example the code is shown in the form of Flow Charts be-

cause the actual microprogram format will vary from machine to

The important features to notice that have a direct relevance to the firmware are the Latch Bypass and where the Mask, Status and Vector busses 90. For this example, the Latch Bypass is LOW making the Interrupt Latches latch up on a negative going pulse. The Mask and Status busses go to the data bus allowing the Status and Mask data to be transferred to and from memory. The Vector bus passes through a mapping PROM to the data bus where it can be read into the Program Counter contained in the Am2903s. The PROM contains addresses of service routines which correspond to the different interrupt levels.

Another relevant fact, important to understanding the firmware is that the interrupt mechanism is limited to handle interrupts on the machine level.

As shown in Figure 26a, the first thing that happens in the fetch routine (written in microcode) is a conditional subroutine call that will be taken if an interrupt request is present. This happens before the current machine instruction is fetched and the program counter is incremented.

In the Interrupt routine (shown in Figure 26b) a microprogram subtraction of the country of the


After saving the program counter and status register, the vector is read out of the Am2914 through the mapping PROM to obtain the address of the machine interrupt service routine. The address is then read into the program counter which resides in the Am2903's. When the Vector is read, the interrupt request promip plus one is automatically put into the status register by the Am2914 so that all interrupt requests of lower profity than the one being serviced are ignored. This is often referred to as moving the fence up. Since the vector has been read and the new address is in the program counter, the interrupt request can be cleared from the interrupt register via the Clear InterruptLast Vector Read instruction. At this point a jump is made to the Fetch routine which will now fetch the first instruction of the machine interrupt Service routine.

The last instruction that the machine level interrupt service executes is an interrupt Fletum. This will in turn call Return interrupt microprogram. The status is first popped off the system stack and loaded back into the status register. This restores the Interrupt Fence. The program counter is then popped off the system stack and loaded into the program counter register. This restores the program counter to point to the instruction that was going to be executed when the interrupt request occurred.

TIME DELAY WHEN USING THE Am2914

An aspect that should be covered when using any part is how it will fit into the system timing; because the cycle time of the system will be as long as the longest delay path in the machine. Shown in Figure 27 is the longest delay path through the Am2814 for the previous 16-bit computer example. The calculations were using both typical and worst case values at 25°C and 5.0V.

The longest delay path for the system where the vector from the mapping PROM feeds into the "D" inputs of the Am2910'is









Figure 24.



Request.





Figure 26a. Flow Chart for a Simplified Microprogram Fetch Routine.



Flow Chart.




Figure 26c. Return Interrupt Microprogram Flow Chart.






Figure 27s. AC Calculations.








Figure 28d.




Figure 28e.

Device No.	Device Path	Тур.	Max.
29775	CP to D	15	20/
2914	I to V	40	55
2918	ts (Data)	5	5
Cycle n Total-ns		60	80
2918	CP to Q	8.5	13
27519	A to O	25	- 40
2910	DbY	14	22
29775	Is (A)	40	50
Cycle n+1 Total-ns		97.5	125

Figure 28f.

Device No.	Device Path	Тур.	Max.
2914	CP to IRQ	65	82
2922	D _n to Y	- 13	19
2910	CC to Y	27	44
29775	Ls (A)	40	50
Totai-ns		145	195

Figure 28q.

Device No.	Device Path	Тур.	Max.
2914 •	CP to IRQ	65	82
74574	t _s (Data)	3	3
Cycle n Total-ns		68	85
74574	CP to Q	6	9
2922	D _n to Y	13	19
2910	CC to Y	27	44
29775	t _s (A)	40	50
Cycle n+1 Total-ns	1	86	122

Figure 28h.

shown in Figure 28. This path is much longer because of the two PROM's that have to be accessed. Therefore, there may be a trade-off of slightly longer system cycle time for faster service of interrupts via service routines in microcode.

For some systems the delay time shown in Figure 28b may be too long. Therefore, the designer can spirt the delay time into parts by putting a register between the Am2914 and the mapping PROM as shown in Figure 28c. When done in two system clock cycles, the delay time will be as shown in Figure 28f.

Figure 28d shows the delay path from the Interrupt Request Register through the Condition Code MUX to the Am2910. The time calculations are shown in Figure 28g. Again, for some systems, this path may be too long. Therefore, as shown above, this path may be broken in two, which is shown in Figure 28e. This will result in two system clock cycles. The delay involved in each cycle is shown in Figure 28.

ANOTHER EXAMPLE OF Am2900 SYSTEM USING THE Am2914

As shown in Figure 29, this example varies in the way that the interrupt request is recognized by the microprogrammed machine, In this example the interrupt request line for the Am@914 enables with EMPS signal going to the map-independent of the MPS pistal going to the map-independent of the MPS pistal going to the map-independent is executed, the output of the mapping PROM. When an interrupt request is present and a Junt Map instruction is executed, the output of the mapping PROM remains thr-stated; and the bus connected to the "D" imputs of the Am2910's Its (IRIO the cause of the pull-up resistors. Therefore, the microprogram will start executing at the highest location in microprogram will start executing at the highest location in the microprogram will start executing at the highest location in surprupt request is present. At this location is under pull-up the program interrupt several interrupt request is rettered to which it is not enough the program interrupt is executed is at the end of the Fetch microprogram motion as shown in Figure 30a.

In the previous example the interrupt request was recognized before the program counter is incremented after which the Jump Map instruction is executed. When the Jump Map is executed, either the instruction is executed or an interrupt request is served. Therefore, when the Return Interrupt machine instruction is executed, the program counter needs to be backed up via microcode, as shown in Figure 30%, in order to relict his machine instruction which was lost. This also dictates that the program counter have a path to an incrementer/decrementer of ALU, which in this example is handled by putting the program counter in the Am2903's.

MICROPROGRAM LEVEL INTERRUPT EXAMPLE

Some high-speed control applications require extremely fast interrupt response. While it may ordinarily be desirable to complete an entire processing sequence (such as executing a microprogram for a macroinstruction) prior to leating for the interrupt and allowing it to occur, it is not always possible to achieve the required interrupt response time desired. If this is the case, microinstruction level interrupt handling must be employed. The technique described below has a maximum latency of three microcycles which can be 430-600s total. Implementation is straightforward using the Am2910 Microsequencer, a 40-pin LSi device that can control 4095 words of microprogram at a 150ms cycle time, and a few extra MSI and SSI packages. In this application, the Am2910 is configured in at satinadar architecture. The additional logic does not influence the normal system cycle time.

If microlevel interrupt handling is to be employed, logic must be provided to generate a substitute microprogram address corresponding to the location of the interrupt service routine. In the event of a microlevel interrupt, the sequencer address outputs are tir-stated and the substitute address is placed on the microprogram address bus, causing the next microinstruction fetch to be determined by the interrupt control vector generator. While this is happening, steps must be taken with the Am2910 to insure that the interrupted motinic can be properly restored. To understand this procedure, it will be necessary to examine the Am2910 in more detail.

Releming to Figure 31, the microprogram address bus is driven by the Y outputs of the Am2910 through a tri-state buffer than can be disabled by means of the OE input. The address is selected in a multiplear from a direct input, from a register counter, from a pushipop stack, or from a microprogram counter register. The microprogram counter register is commonly used as the address source when executing the next micronsfruction in sequence. Whenever an address appears at the microprogram counters inputs. It is incremented and presented to the microprogram counters inputs. At the nising edge of the cu., it, this new address that is current address-plus-1 is foaded into the microprogram counter and a microprogram access begins at this address.





Figure 29. Example of a 16-Bit Computer #2.






Figure 30a. Return Interrupt Microprogram

Figure 30b. Fetch Microprogram for the Second Example.




Figure 31. Am2910 Block Diagram.

Note that at this time, whatever was fetched at the previous address was loaded into the microword register for execution. Thus, the microprogram sequencer is always looking for the address of the next microinstruction to be executed (while a previously fetched microinstruction is residing in the microword register). Subroutine and microprogram loops may be accomplished by using the stack and the register counter. Regardless of what is selected as source of next address, the selected address will be incremented and presented to the microprogram counter. So to accomplish a microprogram branch, one would simply select the D inputs for a branch address for one cycle, then the next address source could be switched back to the program counter on the next address source could be switched back to the program counter on the next address source could be switched back to the program counter on the next cycle which would then contain the branch address post on contain the branch address post one.

This is a carry input to the incrementer which is normally tied HIGH. In the case of a microlevel interrupt, the microprogram sequencer will not determine the address of the next microinstruction to be executed. Instead the sequencer output will be tn-stated and a substitute address will be placed on the bus. The sequencer continues to operate in a normal fashion with its multiplexer output being incremented and presented to the microprogram counter register. It must now be noted that the instruction located at the address then coming out of the multiplexer outputs will not be executed but rather the next microinstruction to be executed will be determined by the interrupt vector generator. It would therefore, be wrong to increment this microprogram address but rather it must be saved intact in order to push it onto the stack for access during interrupt return. This is easily accomplished in the Am2910 by grounding the carry input to the incrementer simultaneously with three-stating the sequencer output. Then the multiplexer output will be stored in the

microprogram counter register and on the next microcycle the Am2910 must be told to push in order to preserve this address on the stack.

This carry-in input is all important and exists on all Advanced Micro Devices' microprogram soquencers. Unless the carry-int grounded, whatever address was in the multiplexer output when the sequencer output was tri-stated in terremented and an instruction is missed in the interrupted routine. This, of course, would likely be disastrous. The key to this microinterrupt technique is that the address of the unexecuted instruction (when the Am2910 was tri-stated and a substitute address supplied) is preserved by inhibiting the increment via the carry input, so the address is passed on intact to the microprogram counter. If the microinterrupt is to be more than one cycle long, the microprogram counter must be pushed so as to save the return address. Otherwise, a "continue" may be used to return from the interrupt on the very next cycle. In this event the microinterrupt it electively inserts one instruction in the stream.

Figure 32 is the block diagram of a hardware design that implements the above concept. The SYNC.CONTROL and INTER-RUPT CONTROL/VECTOR GENERATOR logic are shown in detail in Figure 33. Part of the Am2918 and both 1.S74 Filip-Flops are used to synchronize the recognition of the asynchronize used to synchronize the recognition of the asynchronize the recognition of the asynchronize that the state of the stat




Figure 32. Computer Control Unit Set-up for High-Speed Micro-Level Interrupt Handling. Latency is a Maximum of Two Microcycles (i.e., about 300 to 500ns).




Figure 33. Example of Sync Control Logic and Vector Generator.




Figure 34. Timing of Vector Generator and Sync Control Logic.




Figure 35. Interrupt Sequence Timing.




Figure 36. Return-From-Interrupt Sequence Timing.

Figure 35 shows how the interrupt sequence liming fits life the normal flow of microprogram address in the Am2910. Note how the stack is used. This demonstrates the need for always reserving room on the stack to allow for interrupts. This applies to any room that the interrupt service routine may require as well as the return address. This limitation may require that only one interrupt request be serviced at a time.


Figure 36 shows how the return from the Interrupt service routine fits into the microprogram flow. Notice that a Return instruction is used to accomplish this.

SUMMARY

In this chapter, interrupts were discussed beginning with a definition of the Interrupt Mechanism and proceeding to a classification of different interrupts and how they are handled. A dis-

cussion of the concepts that go into designing the "Universal Interrupt" hardware was given which culminated with the Am2914. The chapter ends with several Interrupt Mechanism applications using the Am2914 and Am2910.

In his chapter it was shown how interrupts can be handled using parts from the Am2900 family. Because of their hardware modularity and universal architecture, they may be used in a variety of applications. Since the Am2900 Family parts are microprogrammable, they allow the users's system to grow with time as system requirements change. Together these attributes make the Am2900 Family that fails become the Am2900 Family that fails one of the form the fails of the Am2900 Family that fails one of the form that the fails of
go expected yet groups open some some tree streets on the selfcommodern parameters of the first production of the magnetizable form of the first first parameters of the self-

Good processor and otherwise and processor and of the conprocessor and the control of the control of the concessor and the control of the concessor and the control of the The second control of


Chapter VII Direct Memory Access

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

/ 1218

.

The transfer of data between the microcomputer and the peripheral devices is generally reterred to as Input/Output (IV). What is desired is a high speed technique of transferring data between the peripherals and the memory, Generally speaking, there is a minimum of three types of I/O. These are, Programmed VO. Memory Mapped I/O and Direct Memory Access I/O. All of these schemes are common in today's currently available mincomputers. A basic understanding of these I/O bethniques, a balpful in fully comprehending DMA. The first two of these types of I/O can be interrupt driven. That is, programmed I/O or more of I/O can be intilated by an interrupt from the peripheral relative.

Programmed I/O

In this type of I/O, all operations are controlled by the CPU program. In other words, the penpheral device performs the functions of inputting or outputting data as it is controlled by the CPU. Normally, the machine will include a set of I/O instructions which are used to transfer data to or from the peripheral devices via an input/Output port. All data for the peripheral devices passes through these I/O ports to the CPU and the resources of the CPU must be utilized in order to effect an I/O transfer. Figure 1 shows the Block Diagram of a programmed I/O system used in a typical microcomputer. Figure 2 shows an example of that portion of the program used to output data to the peripheral device.




Figure 1. Programmed I/O System.

CPU Program	Comments
outus Titler	and the state of t
Load R, M	Load CPU Register R with the Contents of Memory Address M
Out D, R	Transfer the Contents of CPU Register R to VO Device D via the VO port.
_	<u> </u>

Figure 2. Example Output Program - Programmed I/O.

Programmed I/O is simple to implement and does not require the utilization of an existence and one not require the utilization. In addition, special instructions are available to the programmer to execute the peripheral data transfers. Programmed I/O is also low dost relative to other types of I/O; however, it has the following disadvantages. Since I/O device progration is asynchronous with re-

spect to CPU operation, the CPU has no way of knowing when a peripheral device is ready to transfer data and must pendically poll the device to determine its readiness. This results in an inefficient I/O transfer, also, since the CPU must be used to effect the I/O transfer, the CPU resources are tied up during the time of transfer and the time of polling and cannot be used for of ther tasks. For these reasons, Programmed I/O is generally limited to use with low seed exhibit.

Perhaps, one of the best known programmed I/O microcomputers in the industry today is the Am9080A. This device features two instructions for either inputing data or outputting data to any one of 256 input/Output ports.

Memory Mapped I/O

Memory Mapped I/O is a technique whereby the transfer of data to and from penipheral devices is accomplished by using some of the normally available memory space. In this technique, memory addresses are decoded within the peripheral devices and are thus used to determine when a specific device is being addressed. Usually, each type of function within the peripheral device is assigned a memory address and can then be accessed by the CPU. For example, the peripheral device may contain a command register, a status register, ad atal in register and a data out register. Thus, four memory addresses might be utilized in performing I/O to this peripheral. Figure 1 is also the block diagram for a Memory Mapped I/O scheme.

The chief advantage of Memory Mapped I/O is that all of the memory reference instructions are usually available to perform the I/O function. Consequently, no special I/O instructions are required in the machine. The key disadvantage of this technique is that a block of the memory addressing range must be set aside for assignment to the peripheral devices. Thus, the overall memory addressing range of the machine is reduced by the size of this block. Again, the resources of the CPU are lied up while the I/O is being performed. A well known machine using only Memory Mapped I/O is the PDP 11. In it the upper 4k of memory space is usually used for the I/O device.

Interrupt Driven I/O

Interrupts are means by which a peripheral device can stop the normal flow of the CPU instruction execution and force the CPU to temporarily suspend its current program. Then, the program "iumps" to a different program which executes an I/O transfer, Typically, this eliminates the need for polling the peripheral devices to determine if an I/O transfer is ready. Thus, the interrupt driven scheme provides a more efficient I/O transfer technique. However, there is an overhead burden associated with interrupts in that the CPU must store away and later restore all of the parameters required to resume the interrupted program. This overhead degrades the CPU performance. Depending on the overall interrupt structure, the CPU still may have to do some polling of devices which may be tied to the same interrupt level. It should be pointed out that both Programmed I/O and Memory Mapped can take advantage of the interrupt technique. That is, an interrupt can be used to initiate the peripheral data transfer in either type of system. The CPU still must control the transfer of the data between the memory and the peripheral device and the CPU resources are inavailable for executing other instructions

during this time. What is DMA?

DMA is a technique for data transfer which provides a direct path between the I/O device and the memory without CPU intervention. With this path, a peripheral device has "Direct Memory Access" and can transfer data directly to or from the memory. The

Figure 3. DMA I/O System.

purpose of the DMA is to relieve the CPU of the task of controlling this time, and to provide a means by which data can be transferred between an I/O device and memory at very high speed. Figure 3 shows the Block Diagram of a system where several I/O device and memory at very high speed. Figure 3 shows the Block Diagram of a system where several I/O devices can perform DMA transfers into memory. Note that the CPU and peripheral devices share a common bus to the memory during the same cycle. DMA can also be designed to perform memory-to-memory transfers or I/O-to-I/O transfers.

Several DMA transfer methods exist, such as the CPU halt method, the memory timeslice method, and the "cycle stacil" method. In the CPU halt method, the CPU is halted and switched off the bus while a DMA transfer occurs. This is the most straightforward method. However, it atkes a relatively long time to switch the CPU on and off the bus, and the CPU cannot do anything during the transfer.

The memory timeslice method works by splitting each memory cycle into Not innesotics; one is reserved for the CPU and the other for DMA. This method provides the highest CPU execution rate as well as the highest DMA transfer rate because both the CPU and DMA are guaranteed access to memory during every memory cycle. The disadvantage of this method is that high speed, costly memories must be used.

The "cycle steal" method is a cost/performance compromise between the low cost of the CPU halt method and the high performance of the memory timestics method. Cycle stealing refers to a DMA device "stealing" a CPU memory cycle in order to execute a DMA transfer, CPU program execution confinues during the DMA transfer (the CPU is not halted), resulting in an overlap of CPU program execution with DMA transfer, if the CPU and a DMA device require a memory cycle at the same time, priority is granted to the DMA device and the CPU waits until the DMA cycle scompleted. DMA causes CPU performance degradation only in those applications where the CPU uses the entire memory bandwidth. In many applications the CPU is slow relative to memory cycle time and "cycle stealing" provides satisfactory performance at relatively low con-

How is DMA Implemented?

In order to relieve the CPU of the I/O transfer control task, circuitry external to the CPU must be added. This circuitry is called the DMA Controller and performs the following functions.

Address Line Control — In a DMA system, the memory address lines are driven by either the CPU or a DMA device, depending which is using the memory during a given cycle. The DMA controller must switch the appropriate address onto the memory address line.

Data Transfer Control - The DMA Controller must provide the control signals required to transfer data directly between memory and an I/O device. As with the address lines, these control signals must be switched onto and off of the memory control lines appropriately.

Address Maintenance — Just as the CPU has the program counter and one or more other registers for memory address pointers, the DMA controller must also maintain an address pointer that indicates where the next word of data will be read or written in memory. This pointer must be incremented after each word transfer.

Word Count Maintenance — At the initialization of a DMA transfer, the CPU specifies to the DMA Controller the total number of words to be transferred. During the transfer, the DMA controller than maintenance outlined to the number of words to be transferred. During the transfer, the DMA been transferred and terminate the transfer when the specified number of words that been reached.

Mode Control — Certain aspects of a DMA transfer, such as direction of data flow, method of termination, etc., may vary from one DMA transfer to the next. For this reason, a number of DMA modes may be required. Mode control logic contained in the DMA controller, is set by the CPU at the initialization of a DMA transfer.

A DMA Controller can be placed in each I/O device (Distributed DMA) or DMA control circuitry for a number of I/O devices can be placed in a separate unit (Centralized DMA). The former provides the advantage of incremental cost; DMA control circuitry is added only as I/O devices are added. The latter provides the advantages of consolidation.

At DMA initialization, the CPU normally specifies the mode, the starting memory address and the number of words to be trans-terred (word count) to the DMA controller. In some applications, it is desirable to repeat a DMA transfer over and over again without its desirable to repeat a DMA transfer over and over again without disturbing the CPU. This capability is called Repetitive DMA, and can be implemented by adding two registers to the DMA controller. One register saves the starting address and the other the starting word count. This allows the DMA controller to automatically reinitialize itself after the transfer of the data has been completed, thereby eliminating the need for CPU intervention.

The Am2940 DMA ADDRESS GENERATOR

The design of the Address Line Control, Data Transfer Control and Mode Control circuity of a DMA Controller is dependent upon system architecture and timing; therefore, it varies considerably from system to system. However, the address maintenance and word count maintenance circuitry is independent of these variables, and is common to almost all DMA Controllers. The Am2940 DMA Address Generator is designed for use in DMA Controllers and provides the Address and Word Count maintenance circuitry that is common to most. It combines the advantages of high speed bipolar LSI with the flexibility and general purpose usefulness of microprogrammed control.

Am2940 GENERAL DESCRIPTION

The Am2940, a 28-pin member of Advanced Micro Devices Am2900 family of Low-Power Schottly bjoolar LSt chips, is chigh-speed, cascadable, eight-bit wide Direct Memory Access Address Generator slice. Any number of Am2940s can be cascaded to form larger addresses.

The primary function of the device is to generate sequential memory addresses for use in the sequential transfer of data to or from a memory. It also maintains a data word count and generates a DONE signal when a programmable terminal count has been reached. The device is designed for use in peripheral controllers with DMA capability or in any other system which transfers data to or from secuential locations of a memory.

The Am2940 can be programmed to increment or decrement the memory address in any of lour control modes, and executes eight different instructions. The initial address and word count are saved internally by the Am2940 so that they can be restored later in order to repeat the data transfer operation.

Am2940 ARCHITECTURE

As shown in the Block Diagram of Figure 4, the Am2940 consists of the following:

- A three-bit Control Register.
- · An eight-bit Address Counter with input multiplexer.
- An eight-bit Address Register.
- An eight-bit Word Counter with input multiplexer.
- An eight-bit Word Count Register.
- Transfer complete circuitry.
 An eight-bit wide data multiplexer with three-state output buffers.
- Three-state address output buffers with external output enable control.
- An instruction decoder.

Control Register

Under instruction control, the Control Register can be loaded or read from the bidirectional DATA lines $D_0 \cdot D_7$. Control Register bits 0 and 1 determine the Am2940 Control Mode, and bit 2 determines whether the Address Counter increments or decrements. Figure 5 defines the Control Register format.

Address Counter

The Address Counter, which provides the current memory address, is an eighthib, tinary, updown counter with full block-ahead carry generation. The Address Carry Input (ĀŪ) and Address Carry Cuptu (ĀŪ) allow cascading to accommodate larger addresses. Under instruction control, the Address Counter can be enabled, disabled, and loaded from the DATA linguts, D₂-D₂, or the Address Register. When enabled and the ĀŪ input is LOW, the Address Counter increments/decrements on the LOW to HIGH transition of the CLIOCK input, CP. The Address Counter output can be enabled onto the three-state ADDRESS outputs Ar-Ay under control of the Output Enable input, OTE,




Figure 4, Am2940 DMA Address Generator.

H Decrement
Figure 5. Control Register Format Definition.

Address Register

L = LOW

The eight-bit Address Register saves the Initial address so that it can be restored later in order to repeat a transfer operation. When the LOAD ADDRESS instruction is executed, the Address Register and Address Counter are simultaneously loaded from the DATA inputs, D₂-D₃.

Word Counter and Word Count Register

The Word Counter and Word Count Register, which maintain and save a word count, are similar in structure and operation to the Address Counter and Address Register, with the exception that the Word Counter increments in Control Modes 1 and 3, decrements in Control Mode 0, and is disabled in Control Mode 2. The LOAD WORD COUNT instruction simultaneously loads the Word Counter and Word Count Resident.

Transfer Complete Circuitry

The Transfer Complete Circuitry is a combinational logic network which detects the completion of the data transfer operation in three Control Modes and generates the DONE output signal. The DONE signal is an open-collector output, which can be dot-anded between chiral.

Data Multiplexer

The Data Multiplexer is an eight-bit wide, 3-input multiplexer which allows the Address Counter, Word Counter, and Control Register to be read at the DATA lines, D₀-D₇. The Data Multiplexer and three-state Data output buffers are instruction controlled.

Address Output Buffers

The three-state Address Output Buffers allow the Address Counter output to be enabled onto the ADDRESS lines, $\Delta_{\rm PA}$, under external control. When the Output Enable input, $\overline{\rm CE}_{\rm A}$, is LOW, the Address output buffers are enabled; when $\overline{\rm CE}_{\rm A}$ is HIGH, the ADDRESS lines are in the high-impedance state. The address and Data Output Buffers can sink 24mA output current over the commercial operation range.

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the INSTRUCTION inputs, I₀-I₂ and Control Register bits 0 and 1.

Clock

The CLOCK input, CP, is used to clock the Address Register, Address Counter, Word Count Register, Word Counter, and Control Register, all on the LOW to HIGH transition of the CP sional.

Am2940 CONTROL MODES

Control Mode 0 - Word Count Equals Zaro Mode

in this mode, the LOAD WORD COUNT instruction loads the word count into the Word Count Register and Word Counter. When the Word Counter is enabled and the Word Counter. Carry-In, WCI, is LOW, the Word Counter decrements on the LOW to HIGH transition of the CLOCK input, CP. Figure 5 specifies when the DONE signal is generated in this mode.

Control Mode 1 - Word Count Compare Mode.

In this mode the LOAD WORD COUNT instruction loads the word countfill the Word Count Register and clears the Word Counter. When the Word Counter is enabled and the Word Counter is created in the Word Counter Carry-in, WCI, is LOW, the Word Counter increments on the LOW to HIGH transition of the clock input, CP. Figure 5 specifies when the DONE signal is generated.

Control Mode 2 - Address Compare Mode

In this mode, only an initial and final memory address need be specified. The initial Memory Address is loaded into the Address Register and Address Counter and the final memory address is loaded into the Word Counter. The Word Counter is always disabled in this mode and serves as a holding register for the final memory address. When the Address Counter is enabled and the ACI input is LOW, the Address Counter increments or decrements (depending on Control Register bit2) on the LOW to Held Harasilton of the CLOCK input, CP. The Transfer Complete Circuitry compares the Address Counter with the Word Counter and generates the DONE signal during the last word transfer, i.e., when the Address Counter equals the Word Counter.

Control Mode 3 - Word Counter Carry Out Mode

For this mode of operation, the user can load the Word Counter Megister and Vord Counter with the two's complement of the number of data words to be transferred. When the Word Counter is enabled and the WCI input is LOW, the Word Counter increments on the LOW to HIGH transition of the CLOCK input, CP. A Word Counter Carry Out signal, WOO, indicates the last data word is being transferred. The DONE signal is not required in this mode and, therefore, is always LOW.

Am2940 INSTRUCTIONS

The Am2940 instruction set consists of eight instructions. Ski instructions load and read the Address Counter, Word Counter and Control Register, one instruction enables the Address and Word Counters, and one instruction eninitatives the Address and Word Counters. The function of the REINITIALIZE COUNTERS, LOAD WORD COUNT, and ENABLE COUNTERS instructions vary with the Control Mode being utilized. Table 1 defines the Am2940 Instructions as a function of Instruction inputs I₀-1₂ and the four Am2940 Control Mode by

The WRITE CONTROL REGISTER Instruction writes DATA input 0.5-0, into the Control Register; DATA inputs 0.5-0, are "don't care" inputs for this instruction. The READ CONTROL REGISTER instruction gates the Control Register outputs to DATA lines, 0.5-0.2, DATA lines 0.3-0.7 are in the HIGH state during this instruction.

The Word Counter can be read using the READ WORD COUNTER instruction, which gates the Word Counter ougust to DATA lines D_0 - D_7 . The LOAD WORD COUNT instruction is Control Mode dependent. In Control Modes 0, 2, and 3, DATA inputs D_0 - D_3 are written into both the Word Count Register and Word Counter. In Control Mode 1, DATA inputs D_0 - D_3 are written into the Word Counter significant counter is cleared.

The READ ADDRESS COUNTER instruction gates the Address Counter outputs to DATA lines D_0 - D_7 , and the LOAD ADDRESS instruction writes DATA linputs D_0 - D_7 into both the Address Register and Address Counter.

In Control Modes 0, 1, and 3, the ENABLE COUNTERS instruction enables both the Address and Word Counters; in Control Mode 2, the Address Counter is enabled and the Word Counter holds its contents. When enabled and the early input is active, the counters increment on the LOW to HIGH transition of the CLOCK input, CP. Thus, with this instruction applied, counting can be controlled by the early inputs.

The REINITIALIZE COUNTERS instruction also is Control Mode dependent. In Control Modes 0, 2, and 3, the contents of the Address Register and Word Count Register are transferred to the respective Address Counter and Word Counter, in Control Mode 1, the content of the Address Register is transferred to the Address Counter and the Word Counter is cleared. The REINITIALIZE COUNTERS instruction allows a data transfer operation to be repeated without reloading the address and word count from the DATA lines.

Am2940 Timing

Various computations must be performed by the designer to determine how fast the Am2940 can be operated reliably in a given design. The exercises of this section demonstrate how these computations are performed.

Worst case A.C. characteristics, over the full temperature and voltage operating range should be used in these computations. Since, at the time of this writing, the Am2940 is still being characterized, only lypical A.C. characteristics are available. These typicals are used here merely to demonstrate how the computations are performed; the designer must use worst-case characteristics, Figure 6 shows the characteristics of a Schottity register and a memory which are assumed for this exercise.

Figures 7A, B, and C show the typical cycle time calculations for the 16-bit Am2940 configuration. The typical delay along the longest path for any of the eight Am2940 instructions determines the typical cycle time. In each case, delays are computed from the LOW to HIGH transition of a clock through an entire microcycle to the next LOW to HIGH transition of a clock. The typical cycle time for a 16-bit Am2940 configuration is 64ns.

TABLE I. Am2940 INSTRUCTIONS

Ļ	4	6		ode	Function	Mnemonic	Control Mode	Word Reg.	Word Counter	Address Reg.	Address Counter	Control Register	Data D ₀ -D ₇
L	L	L	T	٥	WRITE CONTROL REGISTER	WRCR	0, 1, 2, 3	HOLD	HOLD	HOLD :	HOLD	D ₀ -D ₂ →CR	INPUT
L	L	н	T	1	READ CONTROL REGISTER	RDCR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	CR+D ₀ -D ₂ (Note 1)
L	н	L	T	2	WORD COUNTER	RDWC	0. 1. 2. 3	HOLD	HOLD	HOLD	HOLD	HOLD	wc+b
L.	н	н	T	3	ADDRESS COUNTER	RDAC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	AC→D
	_		_	•	REINITIALIZE	REIN	0. 2, 3	HOLD	WCR→WC	HOLD	AR→AC	HOLD	Z
н	L	L	1	1	COUNTERS	HEIN	í	HOLD	ZERO→WC	HOLD	AR→AC	HOLD	Z
н	L	н	T	5	LOAD ADDRESS	LDAD	0, 1, 2, 3	HOLD	HOLD	D→AR	D→AC	HOLD	INPUT
		-	+		LOAD		0, 2, 3	D-→WA	D→WC	ного	HOLD	HOLD	INPUT
н	н	L	П	6	COUNT	, rDMC	1	D→WA	ZERO→WC	HOLD	HOLD	HOLD	INPUT
			T		FNABLE		0. 1. 3	HOLD	COUNT	HOLD	COUNT	HOLD	z
н	н	н		7	COUNTERS ENCT	ENCT	2	HOLD	HOLD -	HOLD ·	ENABLE	HOLD	Z

CR = Control Reg.
AR = Address Reg.
AC = Address Counter

WCR - Word Count Reg.

WC = Word Counter

L = LOW

H = HIGH Z = High Impedance

Note 1

Data Bits D₃-D₇ are high during this instruction.

	Min.	Тур.	Max.
Schottky Register			
Clock to Output Delay	1	9	15
Input Set-Up Time	5	. 2	-
Memory	1 1		ļ
Address Set-Up Time	20	10	

Figure 6. Assumed AC Characteristics.

Figure 8 shows the address output enable time computations, Since the Am2940 has an asynchronous address output enable control, the address output enable time may not be related to the Am2940 cycle time.

Figure 9 shows the typical cycle time calculation for an 8-bit Am2940 configuration. The path shown is the longest path and determines an 8-bit typical cycle time of 52ns.

The typical cycle time calculation for a 24-bit Am2940 configuration is shown in Figure 10. The path shown is the longest path and determines a 24-bit typical cycle time of 76ns.

Figure 11 is a summary of typical Am2940 cycle times for the 8, 16 and 24-bit configurations.




Figure 7. 16-Bit Typical Cycle Time Computations.




Figure 7. 16-Bit Typical Cycle Time Computations. (Cont.)




Figure 8. Speed Computations.




Figure 9. 8-Bit Typical Cycle Time Computation.




Figure 10. 24-Bit Typical Cycle Time Computation.

	Typical Cycle Time
8-Bit Configuration	52ns
16-Bit Configuration	64ns
24-Bit Configuration	76ns

Figure 11. Summary of Am2940 Cycle Times.

AN EXAMPLE DESIGN

The Am2940 is designed for use in high speed peripheral Controllers using DMA and provides the address and word count maintenance circuitry that is common to most. As indicated previously, DMA Control can be placed in each I/O Controller (Distributed DMA) or DMA Control for a number of I/O devices can be centralized in a separate unit.

Figure 12 shows a block diagram of a microprogrammed I/O Controller which is designed for use in a Distributed DMA system. The Am2910 Microprogram Sequencer, Microprogram Memory and the Microinstruction Register form the microprogram control portion of this I/O Controller. The Am2940 maintains the memory address and word count required for DMA operation. An internal three-state bus provides the communication path between the Microinstruction Register, the Am2910 To Data Transceivers, the Am2940 to Microprocessor, and the Device Interface.

Circuity, The Address Line Control, Data Transfer Control and Mode Control functions of this DMA Controller are incorporated into the I/O Controller Microprogram and the Asynchronous Interface Control Circuity, The I/O Controller Microprogram also controls the Am2940.

The Am2940 Interconnections are shown in detail in Figure 13. Two Am2940s are cascaded to generate a sixteen-bit address. The Am2940 ADDRESS and DATA output current sink capability is 24mA over the commercial operating range. This allows the Am2940s to drive the System Address Bus and Internal Three-State Bus directly, thereby eliminating the need for separate bus divers. Three bits in the Micrositruction Register provide the Am2940 Instruction Inputs, I₂-I₂. The microprogram clock is used to clock the Am2940s and, when the ENABLE COUNTERS instruction is applied, address and word counting is controlled by the CNT bit of the Microinstruction Register.

Asynchronous interface control circuitry generates System Bus control signals and enables the Am2940 Address onto the System Address Bus at the appropriate time. The open-collector DONE outputs are dot-anded and used as a test input to the Am2910 Microprogram Sequencer.

The UIO controller read operation is flowtharted in Figure 14. The CPU initializes the I/O controller by sending a read command, the starting memory address, the word count and any other parameters required to perform the operation. The UO Controller then obtains a word of data from the UO device and requests use of the system bus for a DMM transfer. When the bus is granted, the IO Controller requests a memory data transfer. Upon receipt of the memory acknowledge signal, which indicates the memory trans-




Figure 12. DMA Peripheral Controller Block Diagram.




Figure 13. Am2940 Interconnections.




Figure 14. Read Control Flowchart.

fer is complete, the I/O Controller tests the word count, if the word count is not equal to zero, the word counter is decremented, the address counter is incremented and another data word is transferred. When the word count reaches zero, the I/O Controller terminates the data transfer and informs the CPU that the transfer has been completed.

THE Am2942 PROGRAMMABLE TIMER/COUNTER. DMA ADDRESS GENERATOR.

GENERAL DESCRIPTION

The Am2942, a 22-pin version of the Am2940, can be used as a high-speed DMA address Generator or Programmable Timer/Counter, It provides multiplexed Address and Data lines, for use with a common bus, and additional Instruction Input and Instruction Enable pins. The Am2942 executes 16 instructions; eight are the same as the Am2940 instructions, and eight instructions facilitate the use of the Am2942 as a Programmable Timer/Counter. The Instruction Enable input allows the sharing of the Am2942 instruction field with other devices.

When used as a Timer/Counter, the Am2942 provides two independent, programmable, eight-bit, up-down counters in a 22-pin package. The two on-chip counters can be cascaded to form a single chip, 16-bit counter. Also, any number of chips can be cascaded - for example three cascaded Am2942s form a 48-bit timer/counter.

Reinitialization instructions provide the capability to reinitialize the counters from on-chip registers. Am2942 Programmable Control Modes, identical to those of the Am2940, offer four different types of programmable control.

Am2942 ARCHITECTURE

As shown in the Block Diagram, the Am2942 consists of the following:

- · A three-bit Control Register.
- . An eight-bit Address Counter with input multiplexer.
- · An eight-bit Address Register. . An eight-bit Word Counter with input multiplexer.
- · An eight-bit Word Count Register.
- · Transfer complete circuitry.
- · An eight-bit wide data multiplexer with three-state output buffers.
- · An instruction decoder.




Figure 15. Am2942 Block Diagram.

Control Register

Under instruction control, the Control Register can be loaded or read from the bidirectional DATA lines, Do-D7. Control Register bits 0 and 1 determine the Am2942 Control Mode, and bit 2 determines whether the Address Counter increments or decrements. Figure 16 defines the Control Register format.

Address Counter

The Address Counter, which provides the current memory address, is an eight-bit, binary, up/down counter with full look-ahead ~ carry generation. The Address Carry input (ACI) and Address Carry Output (ACO) allow cascading to accommodate larger

addresses. Under Instruction control, the Address Counter can be enabled, disabled, and loaded from the DATA inputs, Dn-D2, or the Address Register. When enabled and the ACI input is LOW, the Address Counter increments/decrements on the LOW to HIGH transition of the CLOCK input, CP.

Address Register

The eight-bit Address Register saves the initial address so that it can be restored later in order to repeat a transfer operation. When the LOAD ADDRESS instruction is executed, the Address Register and Address Counter are simultaneously loaded from the




Figure 16. Control Register Format Definition.

Word Counter And Word Count Register

The Word Counter and Word Count Register, which maintain and save a word count, are similar in structure and operation to the Address Counter and Address Register, with the exception that the Word Counter increments in Control Modes 1 and 3 and decrements in Control Modes 0 and 2. The LOAD WORD COUNT instruction simultaneously loads the Word Counter and Word Count Recister.

Transfer Complete Circuitry

The Transfer Complete Circuitry is a combinational togic network which detects the completion of the data transfer operation in three Control Modes and generates the DONE output signal. The DONE signal is an open-collector output, which can be dot-anded between chips.

Data Multiploxer

The Data Multiplexer is an eight-bit wide, three-input multiplexer which allows the Addross Counter, Word Counter and Control Register to be read at DATA lines D₀·D₇. The Data Multiplexer output, Y₀·Y₇, is enabled onto DATA lines D₀·D₇, if, and only if, the Output Enable input, OE₀, is LOW, (Refer to Figure 17).

OE _D	D ₀ -D ₇
L	DATA MULTIPLEXER OUTPUT, Y0-Y7
н	HIGH Z

Figure 17. Data Bus Output Enable Function.

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the INSTRUCTION inputs, I_0 - I_3 Control Register bits 0 and 1, and the INSTRUCTION ENABLE input, I_E .

Clock

The clock input, CP, is used to clock the Address Register, Address Counter, Word Count Register, Word Counter, and Control Register, all on the LOW to HIGH transition of the CP signal.

Am2942 CONTROL MODES

Control Mode 0 - Word Count Equals Zero Mode

In this mode, the LOAD WORD COUNT instruction loads the count into the Count into the Counter of Count into the Counter of Counter o

Control Mode 1 - Word Count Compare Mode

In this mode the LOAD WORD COUNT instruction loads the word count into the Word Count Register and clears the Word Counter. When the Word Counter is enabled and the Word Counter Carry-in, WCI, is LOW, the Word Counter increments on the LOW to HIGH transition of the clock input, CP. Figure 16 specifies when the DONE signal is generated.

Control Mode 2 - Address Compare Mode

In this mode, only an initial and final memory address need to be specified. The initial Memory Address is loaded into the Address Register and Address Counter and the final memory address. Register and Mord Counter. The Word Counter Register and Word Counter Register and Word Counter. The Word Counter is enabled and the ACTION address. When the Address Counter increments or decrements (depending on Control Register bit 2) on the LOW to HiGH transition of the CLOCK input, CP. The Transfer Complete Circuity compares the Address Counter with the Word Counter and generates the DONE signal during the last word transfer, i.e., when the Address Counter quals the Word Counter.

Control Mode 3 - Word Counter Carry Out Mode

For this mode of operation, the user can load the Word Counter, the register and Word Counter with the Mord complement of the number of data words to be transferred. When the Word Counter is enabled and the WCII input Is LOW, the Word Counter conners on the LOW to HIGH transition of the CLOCK input, CP. A Word Counter Carry Out signal, WCO, indicates the last data word is being transferred. The DONE signal is not required in this mode and, therefore, is always to

Am2942 INSTRUCTIONS

The Am2942 instruction set consists of sixteen instructions. Eight are DMA instructions and are the same as the Am2940 instructions. The remaining eight instructions are designed to facilitate the use of the Am2942 as a Programmable Timer/ Counter, Figures 18 and 19 define the Am2942 instructions.

Instructions 0-7 are DMA instructions. The WRITE CONTROL REGISTER instruction writes DATA input $D_0 \cdot D_2$ into the Control Register; DATA input $D_0 \cdot D_2$ are "don't care" inputs for this instruction. The READ CONTROL REGISTER instruction gates the Control Register to Data Multiplexer outputs $Y_0 \cdot Y_2$. Outputs $Y_2 \cdot Y_2 \cdot P$ are HGH during this instruction.

The Word Counter can be read using the READ WORD COUNTER instruction, which gales the Word Counter to Data Multipleare outputs, Tor-Yr. The LOAD WORD COUNT instruction is Control Mode dependent. In Control Modes 0, 2 and 3, DAT Aingusts D₂-D₃ are written into both the Word Count Register and Word Counter. In Control Mode 1, DATA inputs D₂-D₃ are written into beth the Word Counter is charged in the Word Counter is charged.

The READ ADDRESS COUNTER instruction gates the Address Counter to Data Multiplexer outputs, Y₀-Y₇, and the LOAD ADDRESS instruction writes DATA inputs D₀-D₇ into both the Address Recisier and Address Counter.

In Control Modes 0, 1, and 3, the ENABLE COUNTERS instruction enables both the Address and Word Counters; in Control Mode 2, the Address Counter is enabled and the Word Counter holds its contents. When enabled and the carry input is active, the counters increment on the LOW of HGH transition of the CLOK input, CP. Thus, with this instruction applied, counting can be controlled by the carry inputs.

The REINITIALIZE COUNTERS instruction also is Control Mode dependent. In Control Modes 0, 2, and 3, the contents of the Address Register and Word Count Register are transferred to the Address Register and Word Counter; in Control Mode 1, the content of the Address Register is transferred to the Address Counter and the Word Counter is cleared. The REINITIALIZE COUNTERS instruction allows a data transfer operation to be repeated without reloading the address and word count from the DATA lines.

T _E	13	l ₂	t,	i _o	CODE HEX ,	Zer and transplants a deci-	51
0	0	0	0	0	0 .	WRITE CONTROL REGISTER	
0	0	0	. 0	1	1 10	READ CONTROL REGISTER	- ·
0	0	0	1	. 0	2	READ WORD COUNTER	DMA
0	0	٥	. 1	1	3	READ ADDRESS COUNTER	ã,
0	0	1	0	0	. 4	REINITIALIZE COUNTERS	೯₹
0	0	1 -	0	. 1	5	LOAD ADDRESS	ヺ
0	0	1	1	0	6	LOAD WORD COUNT	ž
0	0	1	1	1	7	ENABLE COUNTERS	· co
1	0	. X	X	X	0.7	INSTRUCTION DISABLE	
0	1	0	0	0	8	WRITE CONTROL REGISTER, T/C	
0	1.3	0	0	1 .	. 9 9 .	REINITIALIZE ADDRESS COUNTER	= =
0	1	0	. 1	. 0	Α	READ WORD COUNTER, T/C	ㅎ 돌
0	1	0	1	1	В	READ ADDRESS COUNTER, T/C	골골
0	1 1	1	0	. 0	C	REINITIALIZE ADDRESS & WORD COUNTERS	58
0	1 1	1 1	. 0	1	D	LOAD ADDRESS, T/C	IMERICOUNT
0	1	* . 1	1	0	E	LOAD WORD COUNT, T/C	IMER/COUNTEI
0	1	1	1	1	F	REINITIALIZE WORD COUNTER	S E
1	1	×	×	×	8-F	INSTRUCTION DISABLE, T/C	

0 - LOW 1 - HIGH X - DON'T CARE

Notes: 1. Whon I₃ is ted LOW, the Am2942 acts as a DMA circuit: When I₃ is ted HIGH, the Am2942 acts as a Timer/Counter circuit.

2. Am2942 instructions 0 through 7 are the same as Am2940 instructions.

Figure 18. Am2942 instructions

When IE is HIGH, Instruction inputs, I₀-I₂, are disabled. If I₃ is LOW, the function performed is identical to that of the ENABLE COUNTERS instruction. Thus, counting can be controlled by the carry inputs with the ENABLE COUNTERS instruction applied or with Instruction Inputs I₂-I₃ disabled.

Instructions 8-F facilitate the use of the Am2942 as a Programmable Timer/Counter. They differ from instructions 0-7 in that they provide independent control of the Address Counter, Word Counter and Control Register.

The WRITE CONTROL REGISTER, T/C instruction writes DATA input D_0 - D_2 into the Control Register. DATA input D_0 - D_2 are "don't care" inputs for this instruction. The Address and Word Counters are enabled, and the Control Register contents appear at the Data Multiplexer output.

The REINITIALIZE ADDRESS COUNTER instruction allows the independent reinitialization of the Address Counter. The Word Counter is enabled and the contents of the Address Counter appear at the Data Multiplexer output.

Counter is enabled and the contents of the Address Counter appear at the Data Multiplexer output.

The Word Counter can be read, using the READ WORD COUNTER, T/C instruction, Both counters are enabled when this

When the READ ADDRESS COUNTER, T/C instruction is executed, both counters are enabled and the address counter contents appear at the Data Multiplexer output.

instruction is executed.

The REINITIALIZE ADDRESS and WORD COUNTERS instruction provides the capability to reinitialize both counters at the same time. The Address Counter contents appear at the Data Multiplexer output. DATA inputs D_0 : D_7 are loaded into both the Address Register and Counter when the LOAD ADDRESS, T/C instruction is executed. The Word Counter is enabled and its contents appear at the Data Multiplexer output.

The LOAD WORD COUNT, T/C instruction is identical to the LOAD WORD COUNT instruction with the exception that Address Counter is enabled.

The Word Counter can be independently reinitialized using the REINITIALIZE WORD COUNTER instruction. The Address Counter is enabled and the Word Counter contents appear at the Data Multiplexer output.

When the $\overline{l_E}$ input is HiGH, instruction inputs, l_0 - l_2 , are disabled. The function performed when l_3 is HiGH is identical to that performed when l_3 is LOW, with the exception that the Word Counter contents appear at the Data Multiplexer output.

EXAMPLE DESIGNS

Figure 20 shows an Am2942 used as two independent, programmable eight-bit timer/counters. In this example, an Am2910 Microprogram Sequencer provides an address to Am29775.512 x 8 Registered PROMs. The on-chip PROM output resister is used as the Microinstruction Register.

The Am2942 Instruction Input, b_1 is bed HIGH to select the eight immer/Counter instructions. The \overline{b}_1 , b_1b_2 and $O\overline{b}_2$ inputs are provided by the microinstruction, and the D_0 - D_7 data lines are connected to a common Data Bus. SATE WC and GATE AC are separate enable controls for the respective Word Counter and Address Counter. The DONE, ACD and WCO output signals indicate that a pre-programmed time or count has been reached.

Ē	1 ₃ 1 ₂ 1 ₁ 1 ₀ (Hex)	Function	Mnemonic	Control	Word Reg.	Word Counter	Adr. Reg.	Adr. Counter	Control Reg.	Deta Multiplexer Output
L	0	WRITE CONTROL REGISTER	WACA	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	D ₀₋₂ → CR	FORCED HIGH
	1	READ CONTROL REGISTER	RDCR	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	CONTROL REG.
	2	READ WORD COUNTER	RDWC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	WORD COUNTER
	3	READ ADDRESS COUNTER	RDAC	0, 1, 2, 3	HOLD	HOLD	HOLD	HOLD	HOLD	ADR. COUNTER
_		REINITIALIZE		0, 2, 3	HOLD	WR → WC	HOLD	AR → AC	HOLD	ADR. CNTR.
L	4	COUNTERS	REIN	1	HOLD	ZERO → WC	HOLD	AR → AC	HOLD	ADR. CNTR.
	5	LOAD	LDAD	0, 1, 2, 3	ногр	HOLD	D→AR	D → AC	HOLD	WORD COUNTER
-	1	LOAD WORD		0. 2. 3	D → WR	D → WC	HOLD	HOLD	HOLD	FORCED HIGH
L	6 .	COUNT	LDWC	1	D → WR	ZERO → WC	HOLD	HOLD	HOLD	FORCED HIGH
-		ENABLE		0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. CNTR.
L	7	COUNTERS	ENCT	2	HOLD	HOLD	HOLD	ENABLE	HOLD	ADR, CNTR.
_		INSTRUCTION		0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. CNTR.
н	0-7	DISABLE	-1	2	HOLD	HOLD	HOLD	ENABLE	HOLD	ADR. CNTR.
L		WRITE CONTROL REGISTER, T/C	WCRT	0, 1, 2, 3	HOLD	ENABLE	HOLD	ENABLE	D ₀₋₂ → CR	CONTROL REG.
L	9	REINITIALIZE ADR. COUNTER	REAC	0, 1, 2, 3	HOLD	ENABLE	HOLD	AR → AC	HOLD	ADR. COUNTER
L	A	READ WORD COUNTER, TC	RWCT	0, 1, 2, 3	HOLD	ENABLE	ĤOLD	ENABLE	HOLD	COUNTER
L	8	READ ADDRESS COUNTER, T/C	RACT	0, 1, 2, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	ADR. COUNTER
_		REINITIALIZE	40.00	0, 2, 3	HOLD	WR WC	HOLD	AR → AC	HOLD	ADR. CNTR.
L	, C	ADDRESS AND WORD COUNTERS	RAWC	1	HOLD	ZERO - WC	HOLD	AR - AC	HOLD	ADR. CHTR
·	0	LOAD ADDRESS, T/C	LDAT	0, 1, 2, 3	HOLD	ENABLE-	D→ AR	D -AC	ного	COUNTER
		LOAD WORD		0, 2, 3	D → WR	D → WC	HOLD	ENABLE	HOLD	FORCED HIG
L	E	COUNT, T/C	LWCT	1	D → WR	ZERO → WC	HOLD	ENABLE	HOLD	FORCED HIG
-	 	REINITIALIZE		0, 2, 3	HOLD	WR → WC	HOLD	ENABLE	HOLD	WD. CNTR.
L	F	WORD COUNTER	REWC	1	HOLD	ZERO → WC	HOLD	ENABLE	HOLD	WD. CNTR.
-	 	INSTRUCTION		0, 1, 3	HOLD	ENABLE	HOLD	ENABLE	HOLD	WD. CNTR.
н	8-F	DISABLE TIC		-	HOLD	HOLD	HOLD	ENABLE	HOLD	WD. CNTR.

WR - WORD REGISTER WC - WORD COUNTER AR - ADDRESS REGISTER

AC - ADDRESS COUNTER CR - CONTROL REGISTER D - DATA

Figure 19. Am2942 Function Table.

Physics 21, 46-81 Program rattle Courses Trace Usary a Single Am2042.




Figure 20. Two 8-Bit Programmable Counters/Timers in a 22-Pin Package.

Figure 21 shows an Am2942 used as a single 16-bit, programmable limer/counter. In this example, the Word Counter carry-out, WCO, is connected to the Address Counter carry-in, ACI, to form a single 16-bit counter which is enabled by the GATE sinalt.

Figure 22 shows two Am2942s cascaded to form a 32-bit programmable timer/counter. The two Word Counters form the low order 16 bits, and the two Address Counters form the high order bits. This allows the timer/counter to be loaded and read 16 bits at a time.




Figure 21, 16-Bit Programmable Counter/Timer Using a Single Am2942.




Figure 22. 32-Bit Programmable Counter/Timer Using Two Am2942s.

In Figure 23, two-Am2942s are shown cascaded to form dual 16-bit counters/timers. GATE WC and GATE AC are separate enable controls for the respective Word Counter and Address Counter, Using the 16-bit Data Bus, each 16-bit counter can be loaded or read in parallel. Figure 24 shows two Am2942s used as DMA address Generators on a common DATA/ADDRESS bus. The common but bus allows the use of the Am2942 multiplexed data and address pins, D₀-D₇. The Am2942 is in a 22 pin package whereas the Am2940, which has separate address and data pins, requires a 28 pin package.




Figure 23. Dual 16-Bit Programmable Counters/Timers.





Figure 24. Am2942s Used as DMA Address Generator on Common Bus.

In this example the Arm2942 Address Counter, Word Counter and Control Register are loaded and read directly from the CPU via the DATA/ADDRESS bus. Since the bus carries addresses as well as data, the D_0 - D_7 pins can be used also to enable the address onto the bus.

Four bits in the Microinstruction Register provide the Am2942 Instruction Inputs, $I_{\overline{U}}I_{\overline{Z}}$ and the Instruction Enable input $I_{\overline{L}}$. The $I_{\overline{L}}$ input is fied LOW, selecting the eight DMA instructions. The

microprogram clock is used to clock the Am2942s, and when the ENABLE COUNTERS instruction is applied or the instruction is disabled $\langle \overline{l_E} \rangle = HIGH\rangle$, address and word counting is controlled by the CNT bit of the Microinstruction Register.

Interface control circuitry generates bus control signals and enables the Am2942 address onto the bus at the appropriate, The open-collector DONE outputs are dot anded and used as a test input to the microprogram sequencer.



Chapter VIII HEX-29

Approximate that are only a province of the pr

OKEDIOT VIII

INTRODUCTION

Modern digital systems are becoming faster and increasingly complex. As a result, more is being demanded of digital design engineers. Fortunately, there is a design technique that can greatly simplify the design process. It can also lead to cleaner, more efficient, more reliable finished devices. This technique is called MICROPROGRAMMING. Do not be confused by this word; it has nothing whatever to do with machine level language or programming a microprocessor. Microprogramming is inherently more powerful than programming in a processor's instruction set for many reasons, not the least of which is the access to the entire functional resources of the hardware on a machine cycle by machine cycle basis. An excellent treatment of microprogramming and microprogrammed machines is available from AMD in previous application notes. Perhaps the easiest to comprehend introduction to this subject is in AMD's Microprogramming Handbook. This is highly recommended reading for any newcomer to this area of digital design.

mer compression and a

Though microprogramming has always been an inherently more powerful design technique since its invention in 1955, it has been little used until recently (1976), and with some justification. The reason is quite simple. The very large majority of IC's available until the 1976-1978 time frame were specifically designed to be used with 'random logic' design techniques. Since these random logic IC's were poorly suited to the highly structured nature of well designed microprogrammed systems, the potential advantages of microprogrammed systems could not be realized easily.

Fortunately for all of us, in the mid 1970's AMD made a significant decision to develop a very extensive family of Schottky technology IC's specifically optimized for use in microprogrammed systems. These circuits belong to the Am2900 family as well as the Am25S, Am26S, Am27S, and Am25LS families. The acceptance has been so great that many of the other large IC manufacturers are now second sourcing many of these parts and introducing others. So, in just three to four years, microprogrammed machine design has come of age. Now, for most any job of medium to very high complexity, a microprogrammed system is the only way to go if a microprocessor isn't fast or versatile enough.

The purpose of this application note is to illustrate the use of microprogramming and 'bit-slice' technology in a high performance 16-bit time-sharing CPU. This application note is unique in that the CPU being described is the heart of a new commercially available minicomputer system. Thus, it is possible to examine the nature of the CPU as it relates to a complete basic minicomputer system. For this reason, a very short section follows that describes the basic system elements and the system goals toward which the CPU was designed.

The product described herein is called the "HEX-29" CPU. Information on the AMD devices embodied in this application note should be directed to AMD via your local AMD representatives. Inquiries about the HEX-29 CPU and minicomputer system for OEM and/or end user applications should be directed to:

HFY-20 Digital Microsystems, Inc. 4448 Piedmont Oakland, CA 94661

SYSTEM DESIGN GOALS

In any significant project it is mandatory that reasonable, coherent system design goals be spelled out before serious work is begun. This can be a surprisingly short ast of general specifications, but a well thought out system philosophy can make all the difference. Most important, everyone involved should have a copy so everyone will be pulling in the same direction.

The following list represents the system design goals for the HEX-29 CPU and system.

- 1. Compact, reliable, easy to use.
- 2. Multi-user, multi-task, timesharing.
- 3. Fast, code-efficient high level language processing.
- 4. Low cost for complete system.
- 5. Intelligent microprogrammed channel controllers for high speed I/O.

Indeed, this seems like a short list, but it is the list from which the more detailed specifications were developed. For example, in order to be compact, switching power supply technology is employed. Reliability evolves from many factors including burn in and testing cycles. Probably the single largest cause of 'flakiness' in digital systems is insufficient cooling. An oversize fan moves about five times the volume of air past the IC's as is normally recommended. This large, slower speed fan has the additional advantage that the lower frequency 'white noise' it generates is far less annoying than the 'whine' from smaller high speed fans,

So, it is easy to see that many of the more specific details of system design will fall readily out of these overall design goals. The features of the final HEX-29 system are shown below. It should be instructive to trace each of these features to one (or more) of the design goals listed above. Reviewing this list will also prepare the context for the more detailed sections to follow in later sections.

HEX-29 FEATURES

- VERY FAST
- -160ns basic machine cycle
- -Only two machine cycles for many instructions
- -Microprogrammed clock for increased through-put COMPLETE SET OF DATA TYPES
- Bit operations
- Nibble operations
- -Byte operations
- -Word operations
- -- Double word operations
- -Quad word operations - Variable field operations

EXTENSIVE REGISTER SET

- 16 general purpose/defined purpose registers
- 16 memory management registers
- -Extended function condition code register
- -4 interrupt control/status registers
- MICROPROGRAMMED
- -Expandable instruction set (on board)
- -Writable/fixed control store capability
- -Integral fixed/floating point processor
- -Highly structured, comprehendible, modula: design

SOPHISTICATED MEMORY MANAGEMENT

- -Multi-user and multi-tast: timesharing structure
- -Complete intertask protection and security
- Megabyte addressing space (expandable)
- -Software protectable pages for shared re-entrant coding
- -Dual mode operating capability

MULTIPLE STACK PROCESSOR

- -Sophisticated program linkage through defined control stock spinter
 - Multiple, general register, data stack processing

SOPHISTICATED INTERRUPT STRUCTURE

- -8 level maskable vectored prioritized hardware interrupts :
- -Second level prioritized expansion on each hardware level
- -256 levels of program controlled software interrupts - Invalid memory access trap is a vectored interrupt
- Non-existent instruction trap is a vector interrupt
- Breakpoint instruction is a special vectored interrupt
- -Automatic mode switching on all interrupts

HIGH THRU-PUT DMA/REFRESH CONTROL

-8 level proritized DMA requests and acknowledges

- Unito four Mega-byte/second DMA transfer rate without slowing
- program execution -Up to 12 Mega-byte/second DMA transfer rate
- Integral transparent dynamic memory refresh control

EXTENSIVE HIGH LEVEL INSTRUCTION SET - Multitude of data types handled

- Enormous variety of addressing modes -General register and defined register classes of instructions
- Many very fast numeric and string macroinstructions
- -Integral 16 and 32-bit integer and 64-bit floating point ADD. SUB. MUL. DIV. CMP. NEG. etc.
- Advanced character, byte and word string processing
- Microcoded high level language primitives

VERY HIGH QUALITY PHYSICAL DESIGN

- -Four layer P.C. cards throughout system (internal GND and Vcc)
- -All bus signals interleaved with direct return ground path
- All bus signals active low; three-state to inactive level

INTELLIGENT CHANNEL CONTROLLERS

- -Microprogrammed floppy disk and hard disk controllers
- -Services multiple users I/O simultaneously and transparent to
- CPU program execution
- Reduces executive program complexity and speeds execution

SOFTWARE SUPPORT

- -Multi-user/multi-task time-sharing operating system includes
- sonhisticated file management features
- Sophisticated resident macro-assembler
- -Customized micro-assembler
- -Superlast, super extended BASIC interpreter
- -True PASCAL compiler (not interpreter)
- Advanced editor and word processor package
- More software coming

It should be clear from this list that the HEX-29 minicomputer is a powerful sophisticated design. This is DIRECTLY attributable to the availability of the excellent Schottky technology I.C.'s available from AMD for use in microprogrammed digital systems.

In a well designed microprogrammed system there should be VERY few random logic gate packages required. In the HEX-29 CPU, there are only a few gates used as such, if anywhere near 20% of a microprogrammed system is composed of gate packages, it is probable that the design can be further simplified to replace the random logic with microcode and/or structured logic techniques. It is important to note that the more functions that are implemented with structured logic and controlled by microcode bits, the more versatile and general is the whole design.

MICROPROGRAMMED MACHINES

It is highly recommended that AMD's MICROPROGRAMMING HANDBOOK be studied before this application note if a detailed understanding of the HEX-29 CPU is desired. The idea is, of course, that the basic principles of microprogrammed machines be familiar before this specific example is examined. The Am2900 Learning and Evaluation Kit is also recommended as a practical introduction tool. For those only interested in the capabilities of a well designed microprogrammed CPU, that reading is not entirely necessary, and Section V of this Application note will be superfluous. Section IV is a more general discussion for these readers, but is also necessary for those going on to Section V.

A short discussion of microprogrammed systems appears here only as a short retresher for those who have studied the MICRO-PROGRAMMING HANDBOOK by John Mick and Jim Brick of signature and the second management becomes

Any microprogrammed machine can be divided into the following two discrete parts:

1. Control store and microprogram control 2. Data routing and function logic and the result laborate

These two sections of a microprogrammed machine are really quite nearly independent. In effect, the control store and microprogram control section is the 'boss and brains' of the operation. It issues all of the orders and makes all the decisions. The data routing and function logic devices are merely puppets that carry out the commands selected by the microprogram control logic from the control store. Note that 'microword memory' and 'microcode' are used interchangeably with 'control store' and are synonomous. n appendent mente process to be a characteristic

Control Store and Microprogram Control

The control store is simply a number of PROM's. The number of locations in this memory is chosen to be large enough to hold the desired number of microprogram routines. The width of the word is chosen to have sufficient bits to control all of the possible functions in the data routing and function logic. Admittedly, RAM or EPROM could be used as the memory devices, but it is best to



think of it as an array of read only memory devices. So, schematically an example of a control store array looks like Figure 1.

In practice, there is a register between the microword data bits and the actual data routing and function control devices. This register assures that all bits change simultaneously at the beginning of each new microinstruction cycle and allows the execution of one microinstruction with the fetching of the next. The addition of this 'pipeline register' is shown in the Figure 2 expansion of our block schematic.

The remaining part of this section is the microprogram control unit, more commonly called the microprogram sequencer. The microprogram sequencer is nothing more than a presettable biWe show the sequencer as a 12-bit binary counter with a few other inputs. The outputs (Y) drive the address lines of the control store PROMs. So, each time the system clock rises, the counters increment and sequential addresses are accessed from the PROM. Note that the current output of the control store is captured in the pipeline register on this same LOW-to-HIGH transition. Thus, the sequencer's laways fetching the NEXT control store word which will control the fetching of the next, and so on and so on.

Note that there are several bits from the pipeline register that are routed back to the sequencer. In our example, 12 bits are used as a microword branch address and another bit is used as a preset enable (load) line. Normally, each cycle of the system clock increments the sequencer outputs and the next microword is foliched from the control store. However, somewhere down the line we are going to want to branch to a microcode sequence that is not in line: with the code that is currently executing. It is very easy loss neb with its is don't.

The microdress of the routine to which we want to branch is imbedded in the microword. 12 bits in owned. 12 bits in our sample. The microword bit that is connected to the load input of the sequencer is coded to be load input of the sequencer is coded to be load input of the sequencer with its coded to be load control in our example. It will a 12-bit counter with a unique load control in our example. If will a 12-bit counter with a due since selected to possible though to the output of the counters and fetch the microword from the micro-dufforts to which we branched. The routine will now continue to execute sequentially addressed microwords until we execute another branch code.

The only other really necessary function we need from our sequencer is the ability to do <u>conditional</u> branches. In other words, we want to be able to branch to some microcode routine, but only if a certain condition exists. As usual, this capability is easily added, only one multiplexer is needed. Figure 4 shows the new conflouration.



Figure 2.

Now two additional microword bits control the conditions under which a microbranch will take place. If input of its selected, a branch will always take place at most place of importance will always take place are selected or place from the sequencer. Conversely, input 3 is selected, a HIGH logic level is always routed through the multiplexer to the lead input and a load is not performed. Thus the noxt sequential microinstruction is fetched. So far we can do branch and continue functions with the multiplexer.

If we select inputs 1 or 2 on the condition select multiplexer, we may get one of two conditions. If the selected inputs its HIGH, it will be routed to the load input of the sequencer and no load will take place. But if the selected condition is at a LOW logic level, the load input of the sequencer is pulled LOW, a load is performed, and a branch has been accomplished. Since a branch only occurs when the condition bit is LOW, this function is called a branch on condition = 0. Clearly a branch on condition = 1 can be emplemented simply by inverting the condition bit before it enters the multiplexer.

So as far as controlling the flow of microprograms goes, it is clear that we can make it look very much like assembly language programming of a microcomputer. We can execute sequential micromothers in line code, branch conditionally or branch in unconditionally or branch in unconditionally or branch unconditionally. If we use real live sequencers like the Am2909, Am2910 or Am2910 or Am2910 or Am2910 or Am2910 or Branch in the control branch country important functions including micro-subrouitining and looping.


When we substitute Am2909's, Am2910's or Am2911's as our sequencers, the final element of our complete microprogram memory and control section is in place. Figure 5 shows this configuration.

The next address PROM of Figure 5 converts the microcode branch function bits into one of Nov sets of bits that control function performed by the Am2911's. Which of the two is chosen depends upon the logic level of the particular condition bit that is collected.


This is the basic structure of any microprogram control unit regardless of what the rest of the system looks like. The widh of the microword data word, the microaddress field, the condition select field, etc., will change as needed, but the structure remains the same. Note that some of the microword data bits are used to control the microprogram sequencing logic. The bits left were are used to control the data routing and function logic in the device; i.e., eventhing else!

Data Routing and Function Logic

The data routing and function logic section of a microprogrammed machine closely reflects the job the device is to perform. In this respect there is some similarity with random logic



Fraure 3.



Floure 4.




Figure 5.

designs. The key difference is the glue that binds all of the small functional units that make a device work. In a random logic design it is a more or less random array of gates and flip-flops that interconnect and control these functional units.

The chief advantage of a microprogrammed machine is that this random logic is targely replaced by the coherent sequences of control bits that is the microprogram. Problems such as race conditions, undesirable interactions between functional elements and marginal firming nearly disappear in a microprogrammed outsign. Often there are one or two internal data buses on which all transfers of internal data between functional units take place.

Think of several possible sources of information that may be needed in a particular design, if they are all three-statable devices, microword bits could be field to the output enable of each and the desired device enabled onto the internal bus on a micro-cycle by microcycle basis. Likewise one or more devices may capture this data. Microword bits attached to the clock pulse (CP) inputs of registers and the like can achieve this function.

Further, microword bits select other functions to be performed, for example an ALL or shift function. Much of Section V of this application note will demonstrate the use of these data routing and function logic control bits.

GENERAL SPECIFICATIONS

The following section of this application note explores the design of the HEX-29 CPU on an intermediate level. It will be similar in detail to the detailed hardware and software spr. ifications given for most microprocessors by the manufacturers. In other words, all the information needed to use the HEX-29 CPU, including bus timing and instruction set, are examined. This will serve to demonstrate what can be achieved in a medium level microprogrammed machine. It will also serve as a necessary transition for those planning to study the more detailed internal structure of the CPU in the next section of this application note.

It is very important, when designing a microprogrammed mative, that the larget device be specified in detail approaching that given in this section. Only then can an intelligent attempt at a hardware design begin. It is especially important to define a clean, simple, reliable system to the device of device and per letter system elements. Considerable attention is hould also be paid to defining data types, instruction formats, interrupt requirements. etc.

Internal CPU Registers

The HEX-29 CPU has 36 internal registers. Of these, 16 are memory management (map) registers, 16 are general purpose registers, three are associated with the interrupt structure, and one is the condition code register.

Table 1 shows the functions associated with the 16 general purpose registers of the HEX-29. It is most significant that all 16 general purpose registers have alternate functions. This should not imply that they are not true general purpose registers however. Any register can be used as an accumulator, stack pointer, index register, memory pointer, data counter, etc., in most instructions. To morease coding efficiency and execution speed, however, some instructions use the defined register assignments in Table 1.

TABLE 1.

Name	Alternate Name	Alternate Function						
RF	- PC	Program Counter						
RE	SP	Stack Pointer						
RD .	* RD	Data Passing						
RC	the Y wilder	Y Index Register						
RB	X	X Index Register						
RA	Α	Accumulator						
R9	CT	Counter						
RB .	SC	Scratchpad						
R7	R7	FP1 (LSW)						
R6	R6	FP1						
R5	R5	FP1 (MSW)						
R4	R4	FP1 (EXP)						
R3	R3	FP0 (LSW) DW1 (LSW)						
R2	R2	FP0 DW1 (MSW)						
R1	RI	FPO (MSW) DWO (LSW)						
RO	R0	FP0 (EXP) DW0 (MSW)						

Notes: FP1 = Floating Point Register 1. FP0 = Floating Point Register 0.

DW1 = Double Word Register 1.
DW0 = Double Word Register 0.

For example, the instruction set of the HEX-29 CPU can load immediate, push, po, and move indexed and direct any of the multiple register combinations (FPI, FPD, DW), DW) in one instruction. One mode of indexed addressing and many byte processing instructions benefit greatly from the alternate use of some registers.

Condition Code Register

The condition code register contains all zeros in its upper byte. The bit assignments in the low byte are shown in Table 2.

TABLE 2. CONDITION CODE REGISTER BITS.

Position	Name	Function
Bit 7	U2	User Flag #2
Bit 6	U1	User Flag #1
Bit 5	UO	User Flag #0
Bit 4	н	Half Sign Flag (Bit 7; MSb of low byte
Bit 3	z	Zero Flag
Bit 2	N	Negative Flag (MSb of result)
Bit 1	v	2's Complement overflow flag
Bit 0	l c	Carry Flag (arithmetic and shift carry)

The user flags (U2, U1, U0) are an extra feature of the HEX-29 CPU. They are not altered by any but five special flag modification instructions (SETF, CLRF, COMF, POPF, LDF). These op codes set, clear, complement, pop, or load the flags respectively. Since the user flags are immune to change except by these special purpose flag altering instuctions, they are excellent for passing status information between routines.

The half sign flag (H) is set if the result of an operation contains a 1 in the most significant bit of the low byte; otherwise it is cleared. This flag is useful in many byte processing and loop counting routines.

If the result of an operation is zero, the zero flag (Z) is set, or else it is cleared. This is the most useful of all the flags and is used on comparisons, arithmetic and logical operations, loop counting, etc.

When the most significant bit of the result of an operation is a logic t, the negative flag (N) is set. Otherwise it is cleared. Note that in two's complement notation, the most significant bit of a number determines the sign of the number. If it is a logic 1, the number is negative; if it is a logic 0, the number is positive.

If the two's complement result of an antimetic operation results in a two's complement overflow, the V flag is set. This flag is also used as a general error flag by the HEX-29 CPU. For example, the V flag is set if a divide by zero instruction is attempted. In floating point notation, if the exponent becomes too large or small, (arthmetic overflowinderflow), the V flag is set to so indicate.

The carry flag (C) is used for two purposes. It is a source and or destination bit in shift and rotate instructions, and as a carry-out bit when an arithmetic function result is too large to lit in the appropriate destination register. The convention with regard to the care the sea and filtering turbit restrict believer.

the carry flag on addition and subtraction follows.

C flag = 1 if 1. Binary add results in a carry out.

2. Binary subtract results in no borrow.

C flag = 0 if 1. Binary add results in no carry out. 2. Binary subtract results in a borrow. All of the condition code flags, except the user flags, have some special meanings in some of the complex 'macro' instructions. These are described in the detailed section on the HEX-29 instruction set.

Interrupt Registers

There are three special purpose interrupt registers in the HEX-29 CPU. They are:

- 1. Mask Register
 - 2. Status Register was a construction of the season and entit
 - 3. Vector Register

These registers are command driven, that is, the register selected is a function of the interrupt command being executed. More detailed information on the nature of these registers appears later in this application note.


Memory Management Registers

A sophisticated memory management structure is embodied in the HEX-92 CPU. Integral to this structure is the set of 16 memory map registers. These 8-bit registers contain transformation values that allow multiple users and tasks to share the processing time of the CPU without interacting with each other. Each task togged not bet HEX-29 is unique from all others through its memory map image. When it is chosen to run on the CPU, its memory map image becomes synonomous with the CPU memory manage tessed in the cPU memory man pregisters. More detailed information on this aspect of the HEX-29 CPU appears later in this application note.

Instruction Formats

The instruction formats of the HEX-29 CPU are simple and few in number. For this reason, the HEX-29 instruction set is not difficult to learn and use, even though it is very extensive and quite sophisticated.

Emphasis on the use of 4-bit (hexadecimal), and 8-bit (byte) fields in the instruction formats simplify the organization of the instruction set. All of the instruction formats used in the HEX-29 are shown in Figure 6.



Rs = Source Register (operand, pointer, index reg., stack pointer, etc.)

Rd = Destination Register (operand, pointer, stack pointer, etc.)

H = 4-ort (hex) quantity

Byte = 8-bit byte idata, index, offset, address, etc.)

Figure 6. Instruction Formats.

Most instructions involve operations on 16-bit words. However, the HEX-29 instruction set also includes op-codes that operate on the following data types.

- 1. 1 Brt (Brt)
- 2. 4 Bits (Hex or Nibble)
 - 3. 8 Bits (Byte)
 - 4. 16 Bits (Word)
 - 5. 32 Bits (Double Word)
 - 6 64 Bits (Quad Word Floating Point)
 - 7. N Bits (Variable Format)

In addition to working on the fixed length data types, there are many macro instructions that operate on variable length character, byte, and word strings in memory. These strings can be either contiguous in memory or in the form of Inriked lists. Several of these macro instructions are highly optimized microcoding of the most critical routines used in high level language processing.

The multiplicity of data types processed efficiently by the HEX-29 increases its ability to meet the diverse demands of modern computing.

Addressing Modes and Assembly Language

Much of the power and simplicity of the HEX-29 instruction set is derived from the large number of useful addressing modes available for the most used basic functions such as MOV, ADD, SUB, INC, DEC, CMP, etc. Addressing modes specify where operands of an instruction are to be found and where the result is to be stored.

The 16 general purpose 16-bit registers are designated RQ, R1, R2, ... RQ, RD, RE, RF. These are the primary names of the 16 registers and refer directly to the corresponding registers. In other words, when 'RD' is written in a HEX-29 Assembly Language (HAL) program, the contents of this register are used as an operand or destination in the instruction.

The use of a register as a pointer to memory is called memory pointer addressing. The names M0, M1, M2, ... MC, MD, ME, MF apply to the 16 general purpose registers when they are used as memory pointers.

When a register points to a memory location which contains the address of the memory location holding the value of interest, the register is said to be an "indirect pointer". The names 10, 11, 12, ..., 1C, 1D, IE, IF are used to specify the 16 general purpose registers when they are being used with this type of addressing.

Most often, when a register is used as a memory pointer (MD for example), or as an indirect pointer (IB for example), it is extremely desirable that the register auto-increment or perhaps auto-decrement since programs, lists, and stacks are ordered in a positive direction through memory.

In HEX-29 Assembly Language (HAL) it is quite simple to specify that a memory, indirect pointer register, etc. is auto-incremented or auto-decremented by appending a '+' or '-' character to the respective register specification.

FP1 (MSW)

For example:

MOV M7+, R6 The contents of memory pointed to by R7 is moved into R6. R7 is then incremented.

MOV RA, ME - Decrement RE. Then move the contents of RA

into the memory location pointed to by RE.

It is significant that auto-incrementing takes place after the operation while auto-decrementing takes place before the operation:

(auto-post-increment and auto-pre-decrement.)

Several very fundamental addressing modes arise from autoincrementing memory and indirect pointers. Consider the following examples:

Program Counter (RF) as an auto-incrementing pointer yields immediate addressing.

MOV MF+, RA = Move immediate into RA.

ADD MF+, R6 = Add immediate to R6.

MOV MF+, RF = Jump to address in immediate word.

Stack Pointer (RE) as an auto-incrementing pointer yields stack addressing.

MOV ME+. R2 = Pop top of stack into R2.

XOR ME+, R1 = Pop top of stack and XOR into R1.

MOV ME+, RF = Return from subroutine!

C. General registers used as data stack pointers.

ADD MD+, MD = Add top two members of data stack + leave result on top of the stack.

CMP MD+, M8+ = Compare top members of two stacks + remove these values from the stacks.

AND MF+, M6 = AND immediate word with the top member of stack pointed to by R6.

D. Program Counter (RF) as an auto-incrementing Indirect pointer yields 'direct addressing'.

MOV IF+, R7 = Move direct into R7.

MOV IF+, IF+ = Move direct to direct.

It should be clear that these examples represent only a few of the most useful of many possible uses of auto-incrementing and auto-decrementing with memory and Indirect pointers. Careful study of the HEX-29 instruction set will reveal many more uses not examined in these examples.

Classes of Instructions

The instruction set of the HEX-29 includes many different functions and a multitude of addressing modes. Nonetheless all instructions fall into one of two classes of instructions. The general register class of instructions are entremely flaxible because of the enormous number of variations inherent in each op-code. The defined register class of instructions permits extremely estata and memory efficient code for often used functions and register sets. The power of the HEX-29 instruction set its derived from a extensive combination of the most powerful and efficient instructions from each class.

General Register Instructions

In a general register instruction, the function and addressing mode are specified in the op-code field (upper byle). The lower byte then holds two 4-bit (hex) values that specify the registers used in the instruction. It should be clear, therefore, that for every general register instruction there are 256 possible specific actions that can be performed.

The full power of these instructions may not be evident without an example. A discussion of just 5 of the 256 possible variations on the MOV M+, R instruction will demonstrate the extreme flexibility of each and every general register instruction. Execution of the MOV M+, R instruction proceeds as follows:

- 1. Contents of Rs are moved to the address bus.
- 2. As is auto-incremented by one.
- 3. The data addressed by Rs is loaded into Rd.

In this instruction, Rs is used as an auto-incrementing memory pointer, hence the M+ notation. Rs and Rd are the source on destination registers. Below is the set of 5 examples of how the one op-code can be used to implement a number of innortant functions.

- 1. MOV MF+, R3 (W) = Load immediate word (W) into R3.
- 2. MOV MF+, RF (W) = Jump direct to address (W).
 3. MOV ME+, R6 = Pop top of control stack into R6.
- 3. MOV ME+, R6 = Pop top of control stack into R6. 4. MOV MD+, R4 = Load next member of list into R4.
- MOV MD+, R4 = Load next member of list into H
 MOV ME+, RF = Return from subroutine.

Taking a few minutes to review this section and understand how all of these functions are achieved with the single MOV M+, R op-code should reveal the nature of the power and flexibility of the general register class of instructions.

Defined Register Instructions

A defined register instruction is an instruction whose function, addressing mode, and register assignments are all defined in the op-code field (upper byte). The two byte is then available for use as an offset for short relative branching instructions, an immediate byte or character, an 8-bit index value, an 8-bit logical mask, etc. With this class of instructions, often only one word is required for the entire instruction. This speeds execution and improves coding efficiency markedly in most applications. It is for this class of instruction that the alternate register function assignments appear in the model of the HEX-29 register set. An example of a one word defined register instruction with the two word instruction it can replace follows:

ADC X, A 26 Defined Register Instruction ADC ZB, RA 0026 General Register Instruction

Both of the instructions accomplish the same thing. In both cases RB (X index register) is used as an index register and RA (Accumulator) is the destination operand. The value in memory at the address pointed to by the sum of the X index register (RB) plus the hex constant 26 is added to the contents of the Accumulator (RA) and the sum left in Accumulator (RA).

The significant difference between the two instructions is that the defined register instruction takes only half as much code (one word vs. two), and executes faster since there are fewer memory accesses and flewer machine cycles. Very other the defined register instruction will be adequate for the job. But when the choices of registers RB and RA are not acceptable or if an 8-bit index offset is not large enough, the general register instruction would be the proper choice. It allows any register pair to be specified as the index register and destination/accumulator and has a 16-bit index offset in the word following the instruction.

As mentioned earlier, it is largely the ability of mixing defined and general purpose instructions freely that makes programs written in HEX-29 Assembly Language very code efficient and fast.

HFX-29 Instruction Set

The HEX.29 instruction set is quite extensive, it not only oflers all of the basic functions in a wide variety of addressing modes, it also includes a multitude of special purpose instructions. These special purpose instructions cover many important aspects of programming including program control, numeric processing, string manipulation and searching, list processing, etc.

Fortunately, all of these types of instructions fall into one of only four different instruction formats. These were shown in Figure 6.Table 3 shows all of the instructions for the HEX-29 machine.

TABLE 3. SUMMARY OF MNEMONICS ARITHMETIC OPERATIONS.

						TO BUILD
NAME OF STREET	ADC ADD ADDB ADDH DADD FADD	Add words plus carry Add words w/o carry Add byte to word Add hex value (nibble) to word Add double word values (32 bits + Add floating point values (64-bit FP	32 bits → 3	32 bits) 2 → 64-bit FP)	an en grand a Chairmana (E	En la
	SBB SUB SUBB SUBH RSUB DSUB FSUB	Subtract with borrow Subtract byte from word Subtract byte from word Subtract hex value from word Subtract words in reverse order Subtract double word values (32 bi Subtract floating point values (64-b	ts - 32 bits	→ 32 bits)	almateff e ala. et enen et est tan e	
	UMUL SMUL DMUL FMUL	Unsigned word multiply (16 bits * 1 Signed word multiply (16 bits * 16 li Double word signed multiply (32 bit Floating point multiply (64-bit FP *	oits → 3 2 b Is • 32 bits •	its) → 64 bits)	20 3.7	· · · ·
	UDIV SDIV DDIV FDIV	Unsigned word divide (16 bits ÷ 16 bigged word divide (16 bits ÷ 16 bigged word signed divide (32 bits Floating point divide (64-bit FP ÷ 6	its → 16 bits + 32 bits -	s + 16-bit remair 32-bit + 32-bii	remainder)	10 p. m. 1 10 p. m. 1 10 p. m. 1 10 p. m. 1
Harry No.		Compare words Compare byte with word Compare byte with byte Compare positive hex value (nibble Compare negative hex value (nibble Compare negative hex value (nibble) with ar Compare signed double word value Compare floating point values	e) with a wor e) with a wo nother nibble es	in ng sama a bh di san hagwar saw rd	taa dust inters - Programme - And - And - And - And - And - And	andrie Ligenta Light auch Louis I Louis I
eranoli, din un nach dia ayen in ti olab em no	NEG DNEG FNRM DTST FTST	Negate word (2's complement) Negate signed double word value Normalize floating point number Test signed double word value for Test floating point value for zero +	zero + sign	ones and record to another a control of the control	ns angitocitation ns angitocitation total in it on o	o chi isi i kizimbo manicho
tay bulbu day o Bartayla ay James beng	INC DEC	Increment word by one Decrement word by one	ma montain	Alex extensións aria des illocado	11 11 29 7410	
		the court would not will blow				
	Shifts &	Rotates Committee and		64s parmet of	enn-taulit	
	ASR ASL CSL	Arithmetic shift right Arithmetic shift left Count and shift left (until MSb=1)	16 AC 011	ented lagger blance three lagger banks	the epone	in bollow

ASR ASL CSL DSL DSR LSR	Arithmetic shift right Arithmetic shift left Count and shift left (until MSb=1) Double word shift left Doyble word shift right Logical shift right	to service for the form medium, medium or added to the service of the service of the community of the commun
RCL	Rotate closed left	traituration had vie ad you you a normal manufacture at
ROL	Rotate left (through carry flag) Rotate right (through carry flag)	ng china iki wakazi bi, nda eni to bi jegi popia na china. Na na katawa na bisa bi sa manana na bilini ni Rii HM VOR i
VSL VSR	Variable shift left (0 to 15 places) Variable shift right (0 to 15 places)	y of court and every garrents by manners on these ton of a VOV M+. R and up to receive as I works.

TABLE 3. SUMMARY OF MNEMONICS ARITHMETIC OPERATIONS. (Cont.)

rogical	Operations	PROGRA	AM CONTROL
AND	Boolean AND words	EXR	Execute contents of register as an instruction
ANDB	Boolean AND byte with word	RTI	Return from interrupt
IOR	Boolean inclusive OR words	BPT	Breakpoint trap
IORB	Boolean inclusive OR byte with word	JFS	Jump if specified flags are set
XOR	Boolean exclusive OR words	JFC	Jump if specified flags are clear
XORB	Boolean exclusive OR byte with word	CFS	Call subroutine if specified flags are set
COM	Complement word .	CFC	Call subroutine if specified flags are clear
CLR2	Clear the specified 2 registers	JIFS '	Jump indirect if specified flags are set
BTS	Bit set	JIFC	Jump indirect if specified flags are clear
BTC	Bit clear	CIFS	Call subroutine if specified flags are set
BTI	Bit invert	CIFC	Call subroutine if specified flags are clear
BTT	Bit test	RTFS	Return from subroutine if specified flags are set
CLRF	Clear specified flags	RTFC	Return from subtoutine if specified flags are clear
SETF	Set specified flags	JMP	Jump to the address specified
COMF	Complement specified flags	CALL	Call subroutine
		CEX	Call executive (software interrupt)
		BGT	Branch if greater than
Date M	ovement	BGE	Branch if greater than or equal
Date m	ovenient	BLT	Branch if less than
MVN ·	Move, no flags altered	BLE	Branch if lass than or equal
MOV	Move, update flags	•TTWB	Transition table word branch
MVM	Move multiple words	*TTBB	Transition table byte branch
MVB	Move a byte	DBNZ	Decrement and Branch Non-Zero
LDB	Load a byte	BZD	Branch on zero or decrement
STB	Store a byte	*CBB	Compare and branch if in bounds
MVH	Move a positive nibble	BB	Branch
MVHN	Move a negative nibble	BSR	Branch to subroutine
LDIS	Load immediate 2 registers	BC	Branch if carry flag set
XCH	Exchange contents of two registers		Branch if carry flag not set
DXCH	Exchange contents of DW1 and DW0	BV	Branch if overflow flag set
FXCH	Exchange contents of FP1 and FP0	BNV	Branch if overflow flag not set
XCHM	Exchange top two members of any stack	BN	Branch if negative flag set
DUP	Duplicate top member of any stack	· BNN ::	Branch if negative flag not set
SWT	'Switch'. Store register indexed and reload indexed	BZ	Branch if zero flag set
JAM			
SWP		BHZ.	Branch if half sign flag set
PSH2	Swap high and low bytes in a word	BNH BH	Branch if half sign flag not set
POP2	Push any two registers onto control stack		
	Pop top two words on control stack into two registers Push flags (condition code register) onto control stack	TEATER DE	Sudd School three sectors allowed allo
PSHF	Push flags (condition code register) onto control stack		
	Pop top of control stack into condition code register Push 8 registers onto control stack	· · · · · · · · ·	0 44 PMC + 10/C - 1V/C
PSH8	and the second of the second o	104 10	1 or ment and 1 mm of 26" 2 mm
POP8	Pop 8 registers from control stack		
PSHD	Pop 8 registers from control stack Push R8, R9, RA, RB, RC, RD onto control stack		
POPD	Pop R8, R9, RA, RBRC, RD from control stack		and wanted and train
LDINT	Load interrupt register Read interrupt register		1 56 of the or of the work
RDINT	Read a memory man location		
RMM	ricad a memory map localion	Miscella	neous Instructions
LMM	Load a memory map location	NOP	No operation for 2 to 256 cycles
FMM	Fill memory map		Scan for match with specified byte
BMBF	Block move bytes forward in memory	*SCNB	Scan for match with specified byte
BMBR	Block move bytes reverse in memory	*SCNW	Basic fixed entry length list search
BMWF	Block move words forward in memory		Basic variable entry length list search
BMWR	Block move words reverse in memory	*SEAL	Dasit, variable entry length linked list search

"These 'macro' instructions are examined in more detail on the following pages.

SUMMARY OF SELECTED 'MACRO' INSTRUCTIONS

```
HIMRII
                        Unsigned 16-bit multiply
                         16 bits 16 bits → 32-bit answer
                        R3 R2 → R3 (MSW of answer) 3089
                                     → R2 (LSW of answer)
                                                                                                                                          Special AND voids
                                     → R1 (LSW of answer)
                                     → RO (MSW of answer)
                         If V=1 then R0 is not zero (Answer is longer than 16 bits)
                        If N=1 then MSb of R0 = 1. (No particular significance)
         If Z=1 then answer is zero (R1 and R0 are cleared)
                                                                                                                         Complete specified to the story
SMUL Signed 16-bit multiply (Two's complement notation)
            16 bits 16 bits → 32-bit answer
            R3 R2 → R3 (MSW of answer)
                                    → R2 (LSW of answer)
                       → R1 (LSW of answer)
→ R0 (MSW of answer)
                                                                                                                                                                                  B .
                        If V=1 then answer is longer than 16 bits (overflowed LSW)
                         If N = 1 then answer is negative
                         if Z=1 then answer is zero (R1 and R0 are cleared)
LIDIA
                         Unsigned 16-bit divide
                         16 bits / 16 bits → 16-bit answer and 16-bit remainder
                         R3 / R2 → R2 R3 holds remainder
                         If V=1 then an attempt to divide by zero was refused
                                                                                                                                      Minor endow forth
                         If N=1 then MSB of answer = 1
                         If Z=1 then answer is zero (R2 = 0 R3 need not be zero)
                         Signed 16-bit divide (Two's complement notation)
 SDIV
                         16 bits / 16 bits → 16-bit answer and 16-bit remainder
                         R3 / R2 → R2 R3 holds remainder
                         If V=1 then an attempt to divide by zero was refused, or overflow
                         If N=1 then the answer is negative
                         If Z=1 then the answer is zero (R2 = 0 R3 need not be zero groups the atmosphere accounted)
                         R3 has sign of numerator

Double word signed add
 DADD
                         22 bits + 32 bits → 32 bits
                         DW1 + DW0 → DW0 ie. · R3,R2 + R1,R0 → R1,R0
                         The C flag is treated the same as in Ringle word addition
                         If V=1 then a two's complement overflow occurred
                         II V=1 then the answer is negative
II X=1 then the answer is zero
                         Double word signed subtract (Two's complement notation) a strategy and a specific DSUB
                         32 bits = 32 bits = 32 bits

DW1 = DW0 → DW0 ie. R3,R2 = R1,R0 → R1,R0

The C flag is treated the same as in single word subtract

IF V=1 then a two's complement overflow occurred
                                                                                  Facilities of the section of the section of the section of
                         If N=1 then the answer is negative
                         If Z=1 then the answer is zero
                         If one divides "8000" by "FFFF" (-32768 ÷ -1) the answer is "8000" (+32768). However, 8000 is a negative
                         number in two's complement, so an overflow has occurred
DMIII
                         Double word signed multiply
                         32 bits = 32 bits → 64 bits
                         DW1 DW0 → DW0,DW1 ie. R3,R2 R1,R0 → R1,R0,R3,R
                         NOTE: The order of the answer words is as follows:
                                    MSW - 1 → R3
                                    MSW - 2 → R0
                                    MSW - 3 → R1 (LSW)
```

SUMMARY OF SELECTED 'MACRO' INSTRUCTIONS (Cont.)

עומח

DCMP

DXCH

DNEG

FPSUB

The reason for this seemingly unnecessary odd order concerns the results that are desired in DWO (RO,R1) at the end of the operation. The desired result of 32-bit math operations are nearly always 32-bit answers. However, a 32bit . 32-bit multiply can generate up to 64 bits. Therefore, the least significant 32 bits of the answer are stored in DWO where the answer is expected on all double word (DW) instructions. The most significant 32 bits must be stored in DW1, therefore the seemingly reversed order of storage. If the V flag = 0 at the completion of an operation, then only the 32 bits in DWO are significant and the user program can store this 32-bit double word without fear of losing significant bits. So, in the normal situation where only the least significant 32 bits of the answer is desired and the more significant 32 bits of the answer does not contain significant bits, the answer is where the normal convention specifies; in DWO. If the V flag is found set and it is desirable to save the 64-bit result rather than go to an error routine, a simple DXCH will exchange the contents of DW1 and DW0 and leave the 64-bit answer in a logical order with the MSW in R0 and the LSW in R3. It can then be buffered with any of the floating point register 0 buffer instructions. If V=1 then the answer has greater than 32 bits of significance. If N=1 then the answer is negative If Z=1 then the answer is zero Committee 5 Double word signed divide (Two's complement notation) 32 bits / 32 bits -+ 32-bit answer and 32-bit remainder DW1 / DW0 → DW0 Remainder → DW1 If V=1 then attempted divide by zero was refused, or overflow If N = 1 then answer is negative cold of IZ=1 then answer is zero → (DW0 = 0. DW1 not tested) Double word compare (Two's complement notation) 32 bits — 32 bits → Nowhere (Update V,N,Z flags) DW1 - DW0 → Nowhere The C flag is treated the same as in a single word compare and and the same as an all the same II V=1 then a two's complement overflow occurred
If N=1 then the difference is a negative value If Z=1 then the difference is zero Double word exchange DW1 → TEMP DW0 → DW1 TEMP → DW0 0++ 0:31 (0+ 50) (0+1) DW1 = R3 and R2 DWO = R1 and R0 No flags are altered Double word negate (Two's complement notation) 0000 0000 - 32 bits → 32 bits 0000 0000 - DW0 - DW0 If V=1 then a two's complement overflow occurred DWO = 8 G000 0000 If N=1 then the final value in DV/0 is negative
If Z=1 then the final value in DV/0 is zero TST DWO Double word test value (Two's complement notation) Set fians based upon the contents of DWO 0000 0000 + DW0 → Nowhere (Update V.N.Z) If V=1 then a valid 2's complement value overflows the LSW If N=1 then the value in DWO is negative If Z=1 then the value in DWO is zero ADD Floating point add Double Precision (64 bits)
Standard HEX-29 floating point format FP1 + FP0 → FP0 If V=1 then an overflow in the 2's complement exponent occurred sall below If N=1 then the answer is negative If Z=1 then the answer is zero Floating point subtract Double Precision (64 bits) Led may Standard HEX-29 floating point format - setaggs and spectra ability oversolars and to been as his area and manager of the manager of the proper property of the angle of the content of If V=1 then an overflow in the 2's complement exponent occurred The If Z=1 then the answer is zero and to to court and cetter and god (X s.t.), and upon ser to vertilement set (A

SUMMARY OF SELECTED 'MACRO' INSTRUCTIONS (Cont.)

Floating point multiply Double Precision (64 bits)
Standard HEX-29 floating point format **FPMUL**

FP1 FP0 → FP0

If V=1 then an overflow in the 2's complement exponent occurred

If N=1 then the answer is negative

If Z=1 then the answer is zero

Floating point divide Double Precision (64 bits) FPDIV

Standard HEX-29 floating point format

If V=1 then an overflow in the 2's complement exponent occurred or negative zero refused.

II N=1 then the answer is negative

If Z=1 then the answer is zero ,

Floating point compare Double Precision (64 bits)
Standard HEX-29 lioating point format
Compare the magnitudes of FP1 and FP0 **FPCMP**

If N XOR V = 1, then FP1 < FP0

NOTE: WE HAVE TO FURTHER DEFINE THE WAY THIS WORKS. BUT THIS INSTRUCTION WILL SET THE FLAGS SUCH THAT THE 2's COMPLEMENT BRANCH ON THE EF PAGE WILL WORK!!!

FPNRM

SUCH THAT INTLE S CONTESTANT CONT The sign of the mantissa must be in the MSb of the exponent word before this instruction is executed

Shift mantissa left and increment exponent until MSb of the MSW of the mantissa is one. (Operates on FPO only) If V=1 there was a 2's complement overflow of the exponent proportion is an exposure to see a second to see a second to the seco

The C flag is trashed N=1 result is negative

Z=1 result is zero

Control of an an organization of the control of the FPXCH

FP1 = R7, R6, R5, R4

FP0 = R3, R2, R1, R0 No flags are altered

TST FPO Floating point test Double Precision (64 bit)

Standard HEX-29 floating point format Set the flags based upon the contents of FPO

If N=1 then the value in FPO is negative

If Z=1 then the value in FPO is zero

SEAL

BASIC string variable / numeric or string matrix element search The SEAL instruction provides a very flexible way to rapidly and efficiently search linked lists for a particular entry. In each entry in the list, the first two 16-bit words are ordered as follows: The first word of each entry is the link offset to the next entry in the linked list. The second word is the entry name word. Any 16-bit value can be used in

The name of the entry to be searched for must be out in the accumulator (RA) before this instruction is executed. The format of the instruction is as follows:

SEAL - F.Md where F is the literal binary value 1111.

The destination field of the instruction (Md) specifies the register that must point to the beginning of the linked list. Starting at this point, this instruction will link its way thru the list looking for a match between the word after the link offset word (the entry name) and the contents of the accumulator (RA).

At the completion of the instruction, the Z flag indicates the results of the instruction in the following manner:

No match was found in list (End of list reached) 7 = 1

A match was found and Md is pointing to the word after the entry name that matched the accumulator 7=0

SUMMARY OF SELECTED 'MACRO' INSTRUCTIONS (Cont.)

Since the link offset word is a two's complement value, it can link to any other location in memory. The link offset is equal to the difference between the address of the next link offset word and the address of the current link offset word, minus one.

Note that this instruction can be used to search linked lists with entry names that are much longer than 16 bits with ease. For example, if the entry names to be matched are 2 words long, all that need be done is to compare the word at which the pointer is aimed with the second word of the desired variable name. If if matches, then the pointer now points to the first element in the list after the double word entry name. If if does not match, the search can be continued by backing up the pointer to the link offset of the current entry and re-executing the SEAL instruction.

At the completion of the instruction, the contents of the register specified by the Md field in the instruction will contain the address of the word AFTER the variable name in the first entry that matched the one in the accumulator (RA). At the completion of the instruction the Z flag will indicate the results of the instruction execution. If the Z flag is at a zero level, the search was successful and the pointer to the table (Md) contains the appropriate value. On the other hand, if the Z flag is set to a one level, no match to the variable name in the accumulator was found anywhere in the inheal first.

LO VN da da ... da da LO VN da ... da da LO VN ...

LO = Link Offset word VN = Variable Name word

da = data entries irrelevant to instruction

SEAF Basic fixed link offset variable search

The SEAF instruction provides a very flexible way to rapidly and efficiently search lists for a particular entry. It is slightly different form the SEAF instruction that the link offset words to not imbedded in the list entries. Instead, this instruction assumes that all list entries are of the same length (even though the internal formats may vary). The value of the link offset is the immediate word following the BASF to code when

Perhaps the most obvious use of this instruction is for searching a numeric variable list for a specific variable name followed by the value. The lists entries can be any length, so single and double word integers and floating point lists can all be handled with equal ease, but not all with the same instruction since the list entries will not be the same length for all of these.

The link offset word following the instruction is a two's complement number. Therefore, any fixed length can be searched forwards or backwards in memory. The link offset constant equals the number of words in each list entry, or its 2's complement for a backwards search.

Again the variable name word to be searched for must be put into the accumulator (RA) before the BASF instruction is executed. And the contents of the destination field register (specified by Md) points to the first element of the list. The form of this instruction is shown below:

SEAF 0.Md where 0 = binary 0000

SCNW

The SCNW instruction is of the following form:

Scan for word
The SCNW instri

This instruction scans a table of words (pointed to by Rs) for a match with the contents of the accumulator. Each time a word is fetched from the table, Rd is incremented. If Rd contains zero at the beginning of the instruction, then it will contain the number of the words searched in the source table before a match with the accumulator occurred.

Alternatively Rd may contain a pointer to another table. When a match between the accumulator and the source table occurs, Rd will point to a corresponding entry in the 'destination' table.

If the source list pointer and the destination list pointer are the same, then the two tables are interleaved; ie. the combined list would start:

Source list word #1
Destination list word #1
Source list word #2
Destination list word #2
Source list word #3
etc.

SUMMARY OF SELECTED 'MACRO' INSTRUCTIONS (Cont.) This instruction can be very useful in command processing routines and for searching lists that are not linked within the list itself (see BASS and BASF). The last entry in the source list must be a zero. If no matches were found previous to this zero word, then the 7 flan is set. If the Z flag was not set, then a match was found and the pointers are valid. This instruction is interruptable on a word by word basis. SCNR Scan for hyte The scan for byte instruction (SCNB) works identically to the scan for word instruction except that the source list contains bytes packed into words. Thus the source list is only half as long as the destination list (if there is one). Note that both lists must start on word boundaries. Only the low byte of the accumulator is used in the compare with the source bytes. The contents of the accumulator are not affected by the instruction. This instruction is interruptable on every other byte that is compared. The Z flag has the same meaning as for the SCNW instruction. less named your Th 10 VII da da ... da da 10 VN da ... da da 10 VV. arter tot 0 fold = 0) browning total of NV 1 folds do - cata entres me anni la monument y Property and the second of the second of the second and second a ent destrat es la companya de companya del companya de la companya del la companya de la compan of the bold offset of the ammediate word todowng the BASH on sucta word Potings indimost obvious use of the instruction is for adapting a numeric version of to it specific general verses mine to oved by the value. The buts or loss can be any controlled by the present of the value. GTOS verse a Cleaner SM C BASE The action of the state of which the state of the state o

Instruction Matrix

A convenient way to present all of the basic op-codes of the HKX-29 CPU is by way of an "instruction marrix". The eight-bit op-code in the upper byte is broken into two nibbles. The most significant nibble of the op-code appears on the left side of the marrix shown in Figure 7. The lower nibble appears along the top row. The second marrix shown in Figure 8, is called the 'extended function' matrix. In the HEX-29 CPU, the low byte of the instruction word is interpreted as an 'extended function' op-code if the upper byte is an 'EF' hax.

Memory Management

The HEX-29 incorporates a sophisticated memory management structure. Though very clean and elegant in implementation, the capabilities of the processor are greatly extended by this circuity. Transparent to the user not requiring its many features, this structure is valid to many very important applications; most significantly the support of multi-user, multi-task, time-sharing operations.

To all programs executing on the HEX.28, all memory addresses are 16 bits long. But before these 16 lines reach the system bus, they pass through the memory management section of the HEX.28 CPU. In this circuitry, the most significant lour bits (AHS-14); are mapped into eight bits on the bus (a write-protect bit (WP) and seven address lines (A16.412)). The net increase of three address bits expands the total addressable memory space to 512k words or 1 Megabyte. The WP bit is used to write protect the memory in blocks as desired by the executive program.

Since each of the 16 locations in the memory map represents a 4k word block (or page), up to 64k words can be addressed by a

program at any time. Any location in the memory may contain any 8-bit value, so memory that is contiguous to a program need not be contiguous in physical memory. For clarity, Figure 9 shows schematically how this 'memory mapping' works.

The low 4k words of physical address space is reserved for the nucleus of an operating system; also called an executive or supervisor program. This is called physical page zero. The contents of the memory map can only be altered if the low location of the memory map contains all zeros. Since this is synonymous with the physical page zero address block, only the executive program is able to change the contents of the memory map. And since all I/O devices and channel control blocks are located in physical page zero, all I/O must also be done through the executive program. Likewise, all hardware and software interrupts invoke the supervisor automatical.

Because of this simple but fool-proof security scheme, complete protection of all users memory space and I/O devices can easily be maintained by the executive program.

Also note that the supervisor program can safely make programs that are re-entrant available to several users simultaneously as long as it with protects the code. Since user programs are often no larger than the host program under which it is running, this technique can result in a savings of 30% to 50% in system memory usage.

Occasionally, for special purposes, a single user may wish sole access to the entire resources of the system. Examples would include programs too large to run in a single user 'a 128k bytes of memory. Or perhaps a new I/O access method. In any case, it is possible for a single user on the system to gain complete control

	0	1	2	3	4	5	8	7			· A	8	C	0_	E	F _
•	HT/N R, R	MOV R. R	ADD R. R	ADC R, R	SUB R, R	SBC R, R	AND R, R	IOR R, R	XOR R, R	CMP R, R	RSUB R. R	INC R. R	DEC R. R	- COM R, R	NEO R. R	SWP R. A
,	MVN M · R	MOV M-R	ADD M+R	ADC M+R	SUB M+R	SBC M+R	AND M-R	IOR M+R	XOR M·R	CMP M+R	ASUB M-A	INC M, R	DEC M. R	CCM M. R	NEG M. R	SWP M, R
2	IIVN I+R	MOV (+A	ADD I+R	ADC I+R	SUB I+R	SBC	AND I+R	IOR I+R	XOR I+R	CMP I+R	PSUB 1+R	INC I+R	DEC 1+R	I-R	NEG I+R	SWP 1-A
3	MVN Z. R	MOV Z. R	ADD Z, R	ADC Z, R	SUB Z. R	SBC Z, R	AND Z. R	IOR Z. R	XOR Z, R	CMP Z, R	ASUB Z, A	INC Z. FI	DEC Z, R	COM Z. R	NEG Z. R	SWP Z, R
4	MVN -	MOV X, A	ADO X. A	ADC X, A	SUB X, A	SBC X, A	AND X.A	IOR X.A	XOR X, A	CMP X, A	RSUB X, A	INC X, SC	DEC x, SC	COM X, SC	NEG X, SC	SWP X. SC
5	M-M	MOA.	ADD M · M	ADC M·M	SUB M+M	SBC M·M	AND M·M	ICR M·M	XOR M·M	CMP M·M·	ASUB M·M					
6	LDI2 R, R	CLR2 R. R	PSH2 R. R	POP2 R. R	XCH R, R	ASR R, R	ASL R. R	ROA A, R	ROL R, R	LSA R, A	RCL R, R	CSL R. R	VSR R, R	YSL R, R	DSR R, R	DSL R, R
7	BTS R. H	8YC R, H	BTI R, H	BTT A. H	MVH R. H	MVHN R, H	ADDH R. H	SUBH R. H	CMPHA R, H	CVPH R. H	CMPHN R, H	FMM R. H	VSR R. H	VSL R, H	EXA A	JAM R, R, W
•	BTS Z. H	BTC Z, H	811 2. H	BTT Z. H	ANDB E. A	IOR8 B. A	XORD B, A	SWT R.Z	MOV A Y	MOV Y. A	ICBI R. A	STBJ R, R	XCH M DUP M	COMF B	MVN CC. R	MOV R. CC
9	MVB B, A	MVB Z. Z	MVB Z, FI	MVB R, Z	LOB M M	STB M, M	ADDB B. A	SURB B. A	CMPBA B. A	CMP8	CMPB Z, Z	CMPB R, Z	CMPB R. R	CMPB M, M	SETF B	CLRF B
	MOV M, R	NOV I. R	MOV.	MOV M+I+	MOV M-Z	MOV M·M-	MOV	MOV Z. I-	MOV Z. Z	MOV Z. M -	MOV RO, Y	MOV RB, Y	HOV R3, Y	MYM RA, Y	LD:NT M+H	R. H
8	MOV R, M	MOV B, I	MOV R. M+	MOV R. I+	MOV R, Z	MVN R, M-	MOV R, M -	MOV I+I+	MOV I+, Z	MOV I+M-	MOV Y, RD	MOV Y. RB	MOV Y, R9	MVM Y. R. R	RUU R. R	ROINT R. H
С	MVM FP0 M+. DW0	MVM FP1 M - DW1	MVM FP0 DW0, M-	MVM . FP1 DWI, M-	MVM FPO Z, DW0	MVM FP1 Z, DW1	MVM FP0 DW0, Z	MVM FP1 DW1, Z	MVM X. FPO	MVM X. FP1	MVM FP0. X	MVM FP1, X	MVM X, DWO	MVM X. DW1	DAO, X	DW1. X
0	JFS B	JFC D ,	CFS 8	CFC B	JIFS 0	JIFC B	CIFS B	CIFC B	ATFS B	ATFC B	JMP R	CALL	CALL X	CALL	CALL Z	CE N B
E	BA +L	B-R	8C .8	BNC = B	8V 2B	BNV ±B	8N ±8	BNN ±B	8Z : 8	BNZ ±B	8H 18	ENH ±B	CBNZ + B	82D :8	cra :B	EF
F	8A	BSA -L	CALLO	JAMPO B		- 1		7.51	BUWF M. M	BUWR U M	SEAL M SEAF M	SCNW M. M	SCHB M. M	TTWB	TTBB M. M	NOP B

Figure 7, HEX-29 instructions.

	0	1	2	3	4	5	•	7				a	C	6	E	F
•	FADO	FS∪B	FMUL	FDIV	FCMP	FXCH	FNRM FPO	FTST ·	,		11	-				74
1	DADO	DSUB	DATUL	CDIA	DCMP	DXCH	DHEG DWG	DTST							.,	
2	SMUL	SDIV	UNIOL	VDIV	1	1.0	4,811		0.02	11.2	76.0			: 1.1		70
3	PSHF	PSH8	PSHD	LMN A	ATI	1000	1.4		85	- = '	74	-1291			Y.,	
4	POPF	POPS	PO2D		BPT	11-1-										
•	MVW FP0, FP1	HVM FP1 FP0	MVM ABS, FP0	MVM ABS. FP1	FPO ABS	FP1, ABS	· ·		- 1					-	1	
c	MVM DW0, DW1	MVM DW1, DW0	MVM ABS. DW0	MVM ABS, DW1	DWO, ABS	DWI, ABS	1-5			1-1					- 1.7	- (
D	REL	CALL ABS		,					Loc		e .			***	J.	-,-
ŧ	BGT	BGE	BLY	CLE			- 0-									-
F	BMBF	BMSA .	SACH			-	1		4.		-4		11.5		12.10	1

Figure 8. HEX-29 EF Instructions.




Figure 9. Memory Mapping Program Address (Logical Address).

and access to the system by assigning himself as the executive program. This can only be accomplished after a system reset. Hence only those with physical access to the computer (and who have a reset key) can accomplish his operation. This user is then empowered with all of the features and capabilities of the machine with no limitations. Direct access to all of the system I/O devices, the entire interrupt structure, the memory map, etc., is then at the command of the single user in the executive or supervisor more.

Most often, each user needs only one or two 4k pages of memory in addition to the host program which is probably shared. Thus it would be very wasteful if each user were to have access to a full 65k words of physical memory space. For this reason, a page of physical memory has a special designation in the system.

The highest possible physical address block when write protected is called the 'invalid access' block. Whenever a user accesses memory that the supervisor has mapped into the invalid access block, the processor 'traps' to a special location in the supervisor morram called the 'invalid access trap'. This occurs before the current machine cycle is completed. This is treated identically to an interrupt by the processor except that the current instruction is not completed.

Any number of actions can be taken by the supervisor at this time. This will usually depend upon the resources of the machine and the circumstances under which the problem arose. For example, the executive program could inform the program that its memory space had been exceeded, or perhaps just allocate another block of memory to that user's memory map and continue the execution of the offending program. A more detailed discussion of the sequence of events that takes place upon an invalid access appears in the section on the interrupt structure of the HEX-29 CPII.

The highest physical address page, when not write protected, is called the 'dead page'. No action of any kind takes place in this block and there is no memory there for the program to reference. Any number of pages from any number of users may be assigned to this physical page without lear of interaction. This is the block that will normally be assigned by the executive program to all user areas that are not needed or are not to be used.

Interrupt Structure and id box established T

The HEX-29 CPU contains a powerful interrupt structure. As with memory management, this aspect of the CPU operation is largely transparent to users of the system. In most applications the HEX OPERATING SYSTEM FOR TIMESHARING (HOST) program services all interrupts. Nonetheless, it is useful to know the basic structure of the interrupt system. The three types of interrupts serviced by the HEX-29 CPU are examined in the following paragraphs.

The hardware interrupts are caused by signals from physical devices outside of the processor. These signals, generated by peripherals, their controllers, or the real time clock, serve to notify the CPU of some condition or requirement of the interrupting device.

The HEX-29 CPU has eight hardware Interrupts. They are individually maskable and are prioritized into eight levels. Each priority level has its own vector associated with it. In other words, each interrupt level has a corresponding memory location through which program control is passed upon that level interrupt. These memory locations are wikinin the defined executive page (physical page 0) and thuis all interrupts cause the HEX-29 to switch into executive mode automatically. The eight hardware interrupt levels and the associated memory locations are shown below.

Hardware Interrupt Level	Memory Location of Vector					
Highest Priority 7	0407 _H					
to guran 6 v D.	0406 _H					
V. 10. 0 / N.C. 5.M.	0405 _H					
1	0404 _H					
3 . (A. 12.6) 3 . 3 . set	0403 _H					
- A YER BITTIEL 2 um b	0402 _H					
1.38	0401 _H					
	0400 _H					
1 1 1 1 m m	2-10					

So, for example, when an interrupt occurs on level 3, the HEX-29 CPU will enter supervisor mode, save the users PC and SP, and call the appropriate service routine at the address stored in memory location 0403₄.

Normally, each hardware interrupt level is reserved for a class of devices such as hard disc controllers, loppy disc controllers, serial channels, etc. II, for example, there are eight serial devices that are interrupting on level 0, the service routine is required to locate the one (or more) devices that are requesting service on that interrupt level and processes them accordingly. This could be done by polling all the serial devices whenever the interrupt was received. A more efficient technique, used in the HEX-29 system, is to further proritize the like devices on a given interrupt level. Then when an interrupt occurs, a vector is read by the executive reguesting service on that level. When that device is serviced, the vector is read again to locate any other devices in need of service (if any), and finally resumes normal program execution when all devices are serviced.

A Software interrupt is an instruction that, when executed, causes an interrupt to occur. The mnemonic used for this op-code in the HEX-29 CPU is "CEX", which stands for "call executive." This instruction passes an 8-bi vector to the "HOST" operating system which is used to determine the action requested by the program executing the CEX. Except that this interrupt is caused by a program rather than a physical device, the CEX operates in the same manner as a hardware interrupt. It vectors through memory.

location 040C. A pseudo software interrupt is the breakpoint 'BPT' instruction which vectors through memory location 040B. The BPT instruction does not pass an 8-bit vector to the executive and is thus useful in program debugging.

The bind type of interrupt is called a "rap". A trap takes place when certain conditions occur that flequire the processor's immediate attention. For example, if the program currently running on the CPU tries to execute an op-code for which there is no defined instruction, an invalid instruction trap foccurs. This is essentially a service to notify a user that his program was defective and that an attempt was made to execute an op-code which has no meaning. These locations are left blank in the instruction matrix since they can subsequently be defined as new instructions. This 'trap' vectors through memory address 0400 and acts identically to all other interrupts. The only-other trap in the HEX-29 CPU is the 'invalid memory access' condition. This is discussed in more detail in the previous section on memory management. The 'invalid memory access' trap vectors through memory address 0408.

Table 4 shows the memory locations that are defined in the HEX-29 for interrupt handling.

TABLE 4. INTERRUPT MEMORY LOCATIONS.

Memory Location	System Defined Uses			
040F	Reserved			
040E	Reserved			
040D	Vector for invalid instruction trap			
040C	Vector for call executive (CEX) instruction			
040B	Vector for breakpoint (BPT) instruction			
040A	Temperature storage for user stack pointer			
0409	Temperature storage for executive stack pointer			
0408	Vector for invalid memory access trap			
0407	Vector for hardware interrupt level 7			
0406	Vector for hardware interrupt level 6			
0405	Vector for hardware interrupt level 5			
0404	Vector for hardware interrupt level 4			
0403	Vector for hardware interrput level 3			
0402	Vector for hardware interrupt level 2			
0401	Vector for hardware interrupt level 1			
0400	Vector for hardware interrupt level 0			

Again, note that all interrupts are processed identically so that the one return from interrupt (RTI) instruction properly terminates all interrupt service routines.

DMA/REERESH CONTROL

In order that an efficient multi-user or multi-task system be implemented, it is necessary that the processor not be burdened with the relatively slow transfer of programs and data between system memory and mass storage devices such as iloppy and hard disks. For this reason, the controllers for these devices are designed with a high degree of intelligence and self-relance. These controllers take virtually all of the burden of mass storage transfers upon themselves. This frees the HEX-29 CPU to execute programs for all users not waiting for these mass storage transfers to take place. Because these controllers are essentially separate special purpose microprogrammed CPUs, they are often called 'peripheral processors', channel processors', or just channels'.

For this scheme to be effective, both the CPU and the channel processors must be accessing system memory concurrently. Fortunately, the inherent structure and operation of the HEX-29 CPU is eminently suited to this requirement.

In every instruction there is at least one machine cycle during which the HEX-29 CPU is decoding or internally executing an instruction. During these machine cycles the CPU does not use the system bus; the system bus and memory are available for access by devices other than the HEX-29 CPU. This is called a 'Free DMA cycle' or 'bus available' cycle. During these machine cycles a channel processor may read or write memory without interfering with, or assistance from the HEX-29 CPU. The act of accessing system memory by any device other than the CPU is called 'direct memory access' or DMA since the channel processor is directly accessing system memory without CPU assistance or intervention

Resident in the HEX-29 CPU is a very clean, very powerful multi-level prioritized DMA structure. Within this structure up to ten groups of devices can share the system bus on a priority basis. Normally the priority levels are assigned on the basis of transfer speeds . . . the faster the device is able to support memory transfers, the higher the priority it is assigned. In this manner several channel processors can access system memory concurrently at the intervals they require. The DMA structure of the HEX-29 CPU can support very high combined transfer rates with multiple DMA devices using this technique. With high speed memory, the HEX-29 CPU need not even slow down its program execution to support a concurrent combined DMA transfer rate of 4 Megabytes per second. With slower memory, this figure drops to about 2 to 3 Megabytes per second. Even this slower rate corresponds to concurrent DMA by one high speed hard disk plus several floopy disks plus room to spare. Still, the CPU can be halted, if necessary, to achieve combined DMA rates of up to 12 Megabytes per second maximum.

The support of dynamic memory in the HEX-29 system is simplified by signals associated with this DMA structure. Whenever there are no devices requesting the bus for DMA, a signal on the bus indicates this condition. Dynamic memory refresh controllers can take advantage of these unused free DMA cycles to refresh internal dynamic RAM chips if desired. Even when very heavy use of the bus by DMA devices occurs, it is unlikely that too few of these unused free DMA cycles will be available for the dynamic memory refresh controllers. In this event, however, another signal can be used to disable all other DMA priorities and allow the refresh controllers as much time as is required.

SYSTEM BUS AND TIMING

When specifying the bus signals and their timing relationships during the early design stage of the HEX-29 CPU, utmost attention was paid to simplicity and reliability. The result is that there are very few signals required to interface to the bus properly, and the timing requirements are quite straight forward and easy to meet

The following section is a description of the mnemonic names and functions of the HEX-29 system bus signals:

System Bus

A18-A0

Three-state outputs. A18-A0 are the 19 physical (Address Bus) address lines of the HEX-29 system address bus. A18 is the most significant bit, A0 is the least significant bit. These outputs are threestated whenever the bus is available (BA is low).

D15-D0 (Data Bus) Three-state and bi-directional input/outouts D15-D0 are the 16 lines that make up the HEX-29 system data bus. D15 is the most significant bit. D0 is the least significant bit.

WP (also WF) (Write Protect)

Three-state output, WP is used to protect areas of memory from being written. Practically speaking this signal is active-LOW and would have been called WE (Write Enable) if not for possible confusion with the read/write signal which also must be LOW to write memory

₽Æ (Read/Write)

Three-state output. The R/W signal determines whether a read or write operation is performed. A LOW level of the R/W line indicates a write memory is to be performed if VMA (valid memory access) is also LOW when the system clock (CLK) goes LOW.

VMA (Valid Memory Access)

Three-state output, VMA is LOW during all cycles that a memory access (read or write) will be performed by the processor.

Output, not three-state. CLK is the system clock. All timing in the HEK-29 system is defined relative to this signal. For convenience, the period of each machine cycle that the clock is high is called \$\phi_1\$ (phase 1) and the period that it is low is called do (phase 2). All system 'chip selects' are derived from this signal.

SDMA

Output, not three-state, SDMA is mnemonic for 'synchronize direct memory access'. This bus signal is LOW the cycle before DMA is permissible. The sole purpose of this signal is to notify DMA devices early of an upcoming 'free DMA' cycle. This will make it easier to 'grab the bus' very early in a 'free DMA' cycle to improve the address generation timing.

Output, not three-state. BA is LOW on all (Bus Available) cycles during which DMA is permitted by the CPU. When BA is LOW, all three-stateable outputs from the HEX-29 CPU card are turned off and control is relinquished to DMA devices for the current cycle. BA is mnemonic for 'bus avail-

(Stretch Clock)

Input to HEX-29 CPU. When an addressed device is not fast enough to be reliably accessed (read or written) within the minimum access time of the HEX-29 CPU, it should pull the STR signal LOW. For each 40ns that STR is held LOW. the system clock is lengthened by 40ns and thus the access time required of the addressed device. This signal can be held LOW for as many as 40ns increments as required to meet the access time of the addressed memory or I/O device.

CIR (Clear) Output, not three-state, CLR is a LOW level pulse which is just a 'cleaned up' RESET signal. Any device that requires an initialization pulse should use this line.

17-10 (Interrunts) Inputs to HEX-29 CPU, 17-10 are the eight hardware interrupt inputs. 17 is the highest priority and 10 is the lowest. These inputs are negative edge catching; that is, an interrupt signal is recognized by the interrupt circultry in the HEX-29 CPU when the line goes LOW. These lines should be driven by open collector outputs so that multiple devices can interrupt on the same priority level.

A7-A0 A4015 (DMA Requests)

Inputs to HEX-29 CPU. A7-R0 are the eight DMA request inputs. R7 is the highest priority. RO is the lowest. These lines are active-LOW; i.e., a LOW level requests DMA time.

07-00 (DMA -- T Acknowledge)

Outputs, not three-state 07-00 are the eight DMA acknowledge lines that reply to the corresponding DMA request lines (R7-R0), A reply to the highest requesting priority is acknowledged by a LOW level on the corresponding acknowledge line. Only one of these lines will be LOW at any given time; i.e., the highest ·priority request gets the acknowledge.

NRO (No-DMA Request)

Output, not three-state NRO is LOW when no DMA requests (R7-R0) are being received. This is used primarily as a signal to dynamic memory refresh controllers that a refresh may be performed on any 'free DMA' cycle.

DDMA

enone (61

Input to HEX-29 CPU, When DDMA is pulled (Disable DMA) LOW, no DMA requests are acknowledged. Essentially this line is just the highest priority DMA request line - except there is no corresponding acknowledge signal. This signal is normally reserved for dynamic memory refresh controllers. If the refresh interval is about to expire and some locations have not yet been refreshed, this line can be pulled LOW to disable all other DMA devices and assure adequate time to refresh the remaining locations. Note that NRQ is not LOW when DDMA is active (LOW). The DDMA line should be driven by open collector outputs.

HALT

Input to HEX-29 CPU. When pulled LOW, the HALT input will cause the processor to terminate program execution at the conclusion of the current instruction. At this time the bus will become continuously available for DMA as all three-state outputs of the HEX-29 CPU will turn off and BA will go active (LOW). This line can be held LOW indefinitely. When released, the processor will continue program execution. This line should be driven by open collector outputs.

FETCH (Felch Instruction)

Output, not three-state. This signal is LOW only on memory read cycles when an instruction is being fetched from system memory. Otherwise this signal is normally not used except during system development and debugging for single Instruction execution,

RESET 115 9

Input to HEX-29 CPU. This is the signal from which system reset (CLR) is derived. Normally this input is simply grounded with a pushbutton or keyswitch to reset the HEX-29 system.

OSC

Output, not three-state. This is the crystal con-(Oscillator) trolled master oscillator from which the system a moderate clock is derived. The period of this oscillator is normally 40ns. (25MHz).

System Timing

In any microprogrammed system which must interface to a number of external devices (as a CPU must), it is critical that considerable forethought be given to the methods of inter-device communication. It is quite common to design and build devices that operate with very high degrees of reliability - only to find that overall system reliability is inadequate when the various devices are interfaced.

One of the utmost goals in designing the HEX-29 CPU was to develop an extremely reliable, easy to use, system bus definition. Simplicity and reliability go hand in hand and this is reflected in the HEX-29 system bus. Perhaps the single most important decision in this regard was to define that all memory and I/O device accesses by the processor or DMA devices would share one set of timing rules. In other words, one set of timing specifications applies to any kind of access of any device by any other device. Some systems have different timing requirements for all sorts of reasons; a few examples are listed here.

- 1. Memory read timing is more critical (shorter) if the memory being fetched is an instruction.
- 2. Variations exist in the set-up and hold times required on read memory vs. write memory cycles.
- 3. Memory devices and I/O devices use some different signals and timing specifications.
- 4. DMA devices are required to meet a different set of timing requirements than the processor.
- 5. Interrupt processing routines violate the normal memory access techniques,

Special cases carry special problems and should be avoided like the plaque. It is always best and easiest to have all devices and situations share one set of control signals and one set of timing relationships. Another good practice put into effect on the HEX-29 CPU is the exclusive use of active-LOW bus signals. This is important in many respects. First, bipolar logic IC's can sink (pull LOW) far more current than they can source. Thus any noise spikes need to carry far more energy to force the signal into an invalid level. Secondly, all signals that three-state (turn-off) will be pulled-up (float) to the inactive level. Furthermore, this scheme tends to reduce the power required by bus signal drivers and therefore reduce heat dissipation.

Physical design is also important to system reliability. It is wise to use four layer PC cards with GND and VCC planes as the internal layers, as do all of the HEX-29 system cards. An additional feature of the HEX-29 system bus is that all signals are interlaced with GND traces that return directly to the internal GND plane next to each bus signal. System termination should also be provided whenever signals must travel more than 18". Bypass capacitors should abound on all system cards, one per three IC's as a minimum. The HEX-29 averages one per IC.

The timing of each machine cycle in a HEX-29 system is a combination of synchronous and asynchronous characteristics. Actually, all signals are synchronous with - or are synchronized by - the master oscillator from which the system clock is derived. Thus, despite the fact that some signals seem to be asynchronous, they are actually synchronized automatically with the system clock. The simplicity of this approach will become clear once the relationship of all signals to the system clock is explained.

The conventions regarding the HEX-29 system clock are very simple. All machine cycles begin when the system clock goes HIGH and end simultaneously with the begining of the next machine cycle. The period of time that the system clock (CLK) is HIGH is called \$\phi_1\$ (phase 1) and the period of time that it is LOW is called ϕ_2 (phase 2). See Figure 10 for clarification.




Figure 10.

During all memory and I/O accesses, the processor (or DMA controller) must guarantee that all address lines and control signals are valid for at least 20ns before the end of & (falling edge of clock). Depending upon the addressing mode, the processor will require a variable period of time to generate a valid address. Thus it is the responsibity of the processor to control the period of \$\phi_1\$ to meet its requirements. If no external accesses are made by the CPU, \$1 and \$2 will last only 80ns each unless a DMA device takes control of the bus on that cycle and requires longer times.

Similarly, \$\phi_2\$ is controlled by the memory and I/O devices on the bus. If none are being accessed on a particular machine cycle, no control need be exercised on the system clock and \$\phi_2\$ will last for 80ns. However, when accessed, many memory and I/O davices more than 80ns to perform a successful read or write operation. They must be able to lengthen \$\phi_2\$ of the system clock to increase the access time appropriately. This is accomplished with the STR bus signal. When a device is accessed that requires that \$\phi_2\$ be longer than 80ns, it must bring \$\overline{STR}\$ LOW within 50ns of the falling edge of system clock (i.e., 50ns into 62). For every 40ns that STR is held LOW, the system clock is held in its present state for an additional 40ns, do can thus be extended indefinitely as required by the access time of the addressed device. ϕ_1 can also be extended in 40ns increments with the STR signal if so required by DMA devices with slow address generation times, or the like.

A DMA device must gain access to the bus before it can access the memory location that it desires. This is very simple, it simply pulls its DMA request line LOW and waits for the corresponding DMA acknowledge signal to go LOW in reply. Then, at the beginning of the first machine cycle which finds these signals plus SDMA LOW, the DMA device has been granted access to the bus and may immediately generate the appropriate signals on the address, data, and control buses to accomplish the transfer. The memory device being accessed does not care whether it is the processor or a DMA device on the bus since the bus signals and timing used by the memory card is identical for both. Thus it controls 62 with the STR signal as necessary and the access is completed in exactly the same manner as if it had been the processor controlling the bus. The Boolean equation for a DMA device gaining access to the bus follows - and Figure 11 is a schematic showing how easy the implementation can be.

Qx . Rx . SDMA . CLK = DMA device has access for the current cycle

X = any DMA priority level

The timing relationships for the HEX-29 bus are shown in Figure 12. In any owners not the professional designating a sense of




Figure 11. DMA Bus Signals.

INTERNAL OPERATION THE SAME OF WARD AND MAKE CO or and in the section shiply

Block Diagram

The block diagram of the HEX-29 CPU (Figure 13) shows the following functional modules:


- 2. Microprogram Control
- 3. µWord Memory (Control Store)
- 4. Am2901A Bit Slice ALU/Register Sets
- 5. ALU Arithmetic Carry In Control
- 6. Shift and Rotate Linkages
- 7. Condition Code Control
- 8. Am2901A Output Bus
 - a. Data Output Latches
 - b. Address Latches
 - c. Memory Management RAM
 - d. Condition Code Register
- 9 Am2901A Input Bus
 - a. Data Bus Input Registers b. Byte Swap Input Registers
 - c. Microword Data Registers
- d. Clear Byte/Bit Set Logic
- e. Instruction Decode PROMs
- 1. Condition Code Register
- 10 Interrupt Control
- 11. DMA/Refresh Control

Sections 8 and 9 are more difficult to isolate on the block diagram since they are the buses that connect many function modules

together. A full detailed schematic of the HEX-29 is shown in Figure 14; a fold out drawing at the back of the chapter. A discussion of the function of each of the above modules follows.

System Clock (Figure 15)

All timing in the HEX-29 CPU is controlled by the system clock. The positive going edge of the system clock (LOW-to-HIGH transition) marks the end of one machine cycle and the beginning of the next. All input signals to the HEX-29 CPU from the system bus are captured on this edge. The next microinstruction is clocked into the pipeline register on this edge.






Figure 13. System Block Diagram.

Normally a system clock is a simple square wave or more complax waveform with a fixed period and duty cycle. But the system clock of the HEX-29 CPU is microprogrammed, in other words, the period and duty cycle are selected by microword bits indother words. The advantage of this approach is one of through-put (speed).

In any CPU, some internal operations require longer to execute reliably than others. And one or more of these operations requires the maximum length of time to complete reliably. This is called the worst case delay path or "critical path". Normally the period of immerequired to perform this "critical path" operation is chosen as the clock period for all instructions.

Since the "critical path" operation may take a factor of 30% to 100% longer to execute than typical operations, it is clear that much processor time is being wasted in any typical program. Two microword bits are used to control the HEX-29 microprogrammed system clock so that each microcycle lasts only as long as necessary for the operation being performed. An overall speed gain of about 30% to 40% is realized with this technique. This was discussed in detail in Chapter III and Chapter III.

The master oscillator from which the system clock is derived is a 25MHz crystal controlled oscillator. Phase 1 (e.) of the system clock cycle (Figures 10 and 12) is programmed to be 2.3, 4 or 5 times the 40ns knudamental period of the oscillator. The duration of ½ of the system clock is 80ns. Since main memory will rarely be as fast as 80ns access time, a method to allow system memory cards to lengthen ½, is also provided with the STR bus signal. When the STR signal is low, the Am745161 is disabled from counting and the state of the clock will not change until it is released and it counts out nome.

The conventions regarding the system clock are very simple and were chosen as the easiest to interface with a variety of memory and I/O devices.

All machine cycles begin when the system clock goes HIGH. The proposal of time that the clock remains at a HIGH logic level is called \$4, \$4, \$5 the period that it is LOW. During all memory access (and I/O since I/O is memory mapped), the processor guarantees that all address lines and control bus signals (PW VMA, WP, etc.) are valid and stable at least 20ns before the end of \$4, In other words, the CPU must make all bus signals valid at least 20ns before \$4\$ begins.

Depending upon the addressing mode being used, the processor will require more or less time to make all necessary signals to the system bus and memory cards valid.

For example, indexed addressing requires an arithmetic operation from the Am29018's rather than logical operations or a direct pass, therefore indexed addressing is bound to take slightly longer than immediate, direct, or pointer addressing,

It is for these indexed operations and some others that d_1 can be forthered in 40ps increments by microword bits ST_1 , and ST_2 . So the processor controls the system clock during d_1 to meet its requirements. When there is no memory access, the manifold ST_2 is generally more than adequate. Simple addressing modes require 80ns-120ns. The most complex addressing modes can take 160ns to 190ns using the worst case species for sT_2 in the address coneration path.

At the end of ϕ_1 (the beginning of ϕ_2), the processor relinquises control of the system ends of the device that is being accessed. Since U0 is mapped into normal memory abace, there is only one since U0 is mapped into normal memory and V0 accesses. If no more than 80ns is required to properly offer the device of the device o

the access time of most main memory cards will be greater than 80ns so a way of increasing the duration of ϕ_2 is provided with STR bus signals.

If this signal (STR) is pulled LOW within the first Sons of 4₂, 4₂, will be lengthened by 40ns for every 40ns that STR is held LOW. Thus 4₂ can be extended indefinitely to match the access time of the device being addressed. Naturally this input should be driven by open collector outputs so that all cards can share the one STR line.

Though the STR signal is intended to be used during \$\phi_2\$ on memory reference cycles, it works in an identical fashion during \$\phi_1\$. This can be used to advantage by DMA controllers that require more than 60ns to generate valid address, data, or control signals on transparent DMA cycles.

A jumper option on the microprogrammable system clock allows the default period of ϕ_2 to be increased from 80ns to 120ns on memory reference cycles only. This is useful in systems where no memory or I/O devices have access times of 80ns or less, and/or when more than 50ns is required to put ISTR I/OW to lengthen ϕ_2 . Figure 16 is a table of the ϕ_1 and default ϕ_2 periods available with the microprogrammed clock on the HEX-29 CPU.

STI	STO	VMA	ό ₁ Period	Default \$\phi_2 \text{ Period}	Period with VMA Option Jumpered
1	1	1	80ns	80ns	80ns
1	-1	0	80ns	80ns	120ns
1	0	1	120ns	80ns	80ns
1	0	۰	120ns	80ns	120ns
0	1	,	160ns	80ns	80ns
0	1	0	160ns	80ns	120ns
0	0	1	200ns	80ns	80ns -
0	a	e	200ns	80ns	120ms

Figure 16. Microprogrammed System Clock Timing.

Microprogram Control

The microprogram control section (Figure 17) of the HEX-29 CPU performs several functions; they are:

- 1. System reset and initialization
- 2. Interrupt and halt control
- Machine level instruction to microinstruction mapping
 Microinstruction sequencing and microsubroutining
- 5. Invalid Access Memory Management Trap

When the system reset button or keyswitch is closed, the input to a one-shot is pulled LOW. When it is released, the niking edge triggers a 500 µs pulse. This is synchronized with the system by gaing it through a filp-flop driver by system clock. The resulting signal is used to zero the outputs of the Am2909 microprocessor sequencer. Thus, when the one-shot times out, the microprogram will begin execution at microaddriess 5000. The microcode needed to initialize the system is stored at this and the following several microaddresses and assures the proper system staft-up.

Each time a machine level instruction is fetched, the microprogram control logic checks for a hardware interrupt or halt signal from the system bus. If either signal is active, the microprogram branches to the appropriate microinstruction address to execute the appropriate microcode to service the request. The interrupt routine will buffer user registers, switch to supervisor mode, and call a machine level routine through a vector table element as defined by the prointly level of the interrupt. If the halt






Figure 14s


The second of the second of the second




English 海南京新山村在中山山、南京南山州南京湖南南北山山、大大

26.4







signal is pulled LOW, the external system bus is released to DMA devices or refresh controllers until the halt bus line is released and the program continues execution.

When an instruction has been felched and there are no interrupts or half signals pending, the microprogram must begin executing medionalisticions at a new microaddress. This microaddress is a function of the machine instruction to be executed. The mapping of the machine level instruction into a microaddress is one; of the Am27829 instruction decode PROMs. The op-code is placed on the PROM address lines and the microaddress appears at the outputs which are connected to the direct prijuds to the Am2909 S. The Am2909's simply pass this micro-address to the micro-address for the Am2909 S. The Am2909's simply pass this micro-address to the micro-address function.

This, and all other microprogram sequence operations are selected by the outputs of the memorprogram than it PREMIMHOR is diven by microword bits. This PROM, an ANZYSZI contains the output communities required to execute a virt by of historyprogram, control functions including microbranching the unconditionally microbranching ethal accreditionally or upon condition code bits selected by microward bits. The Lasten code for this PROM is shown in Fig. 18.

As part of the multi-user, multi-firsk time streng cupreficities, the HEX-29 CPU provides an invalid memory occess train to this structure, the executive program can assign any unused page of user memory space as other non-coaster, though prins an user memory space as other non-coaster, though prins and

Address	Function
0	BR C - 9 or continue
1	39 C = For continue
2	SR 1 - Concommue
3	BR V = 1 or continue
4	BR N = 6 or contribe
5	BR N = 1 or configure
5	PR Z = 0 or continue
7	BH Z = 1 or continue
8	PH H = 0 or continue
9	BR H = 1 or continue
Α	BR LZ = U or continue
6	SR LZ = 1 or continue
С	ER H.T = 0 or continu
D	BP HLT = 1 or continu
E	BR IH : 0 or continue
F	68 III - Lor continue
10	89
11	Not usua
12	CALL
13	Not used
14	CALL N = G
15	Vot used
16	BIS Z = 1
17	Not used
18	B/S
19	Not used
1.6	Not used
16	Hot used
10	Thit used :
10	Not used
16	BENAPIH - Der BR
15	CONTINUE

Figure 18. Microprogram Sequencer Branch Code.

invaid access area. If any user instruction attempts to access memory in a page that has been assigned as an invalid access page, the microprogram control logic takes action.

address to current machine cycle completes, the next instruction bedoress to furered both his place to the current 512-word microword both sing the Am299s trade in the current 512-word microword both sing the Am299s trade professional to the professional to the invalid access is processed just like another (highest) level of The invalve access is processed just like another (highest) level of the Am29s and the professional to the professional to the professional complete before the microprogram recognices and acts upon the condition.

MICROWORD MEMORY

Any number of memory device types could have been chosen for the microword memory in the HEX-29 CPU. RAM has the advantage that it is dynamically alterable, but if this feature is utilized much more hardware support would have been necessary and the overall cost increased significantly. Besides, the effect of writable control store can be simulated with fixed memory devices by microcode bank switching at much lower cost and complexity if the feature is desirable. For development of new microcode routines, RAM wntable control store in the address space of another computer system offers many advantages. This is particularly true if the other computer happens to support a micro-assembler and file management system as does the System 29.


Though EROM's and EAROM's are also viable microword memory devices for microcode development, they are much too slow to make efficient use of the rest of the high speed microprogrammed processor in the production device.

Fuse-timin terminal PROM's are the only wable microword memory day, eds one for production systems for a variety of reasons. They are very fast, (45is inaximum access on the HEX-29 CPU), small (412 x 8 in 20 pms) less expensive than fast RAM, and more licitable than amask HOM would be. It is a simple matter to alter or outed the microprogram of commercial systems with fuse-link PHOM microword incemory.

As mentioned, the microword memory of the HEX-29 is composed of AM27S29 512 x 8 Juse-link PROM's and is shown in Figure 19. These space efficient 20 pin parts have worst case access times of 45mg over the commercial temperature and voltage range. Up to 4k of microword memory can be addressed by the set of three Am2909 microprogram sequencers on the CPU card. Space for up to 2k of microword memory PROM's is available on the HEX-29 CPU card. Though a perfectly adequate instruction set can be coded in less than 512-words of microword memory, the HEX-29 has a very extensive high level instruction set incluoing 16 and 32-bit integer and 64-bit floating point ADD, SUB, MUL. DIV, CMP, and extensive buffering instructions. In addition to the extremely complete numeric processing package, numerous nipble, character, byte, and word macroinstructions are implemented with scans, linked and unlinked searches, block moves, and etc. A stack processor is a subset of this more than complete instruction set. For all of the capabilities of the HEX 29 CPU, less than 1.5k of microword memory was required. Thus, more than 0.5k of space remains for future expansion by the user before a larger PC card is needed (extremely unlikely).

Connections for the microword data, address and select lines are available at connectors at the top of the HEX-29 CPU card. Thus, it is quite straightforward to support off-board microword memory.

System 20 is a development by stem for microprogrammed systems available from Advanced Micro Cost guiess.



It is even perfectly reasonable to use an off-board writable control store with up to 2k of microword RAM concurrently with up to 2k of PROM resident on the PC card.

If the on board PROM contains an instruction set, it is then a simple matter to use the off board writable control store to develop new microcode for the machine interactively on the one HEX-29 system!

The outputs of the microword memory devices are attached to the inputs of Am74S374 registers. These registers are called the pipeline registers since they allow the fetching of the next microinstruction concurrently with execution of the current one. Clocking of the pipeline registers occurs on the LOW-to-HIGH transltion of the system clock. The outputs of the pipeline registers are the 64 microword (or pipeline) bits that control every aspect of the nmcessor

These 64 bits can be logically grouped into several functional helds a follows:

- 1. Microword Data/Microbranch Address and Control
- 2. ALU Source Select
- 3. ALU Destination Select
- 4. ALU Function Select
- 5. ALU Carry In Select
- 6. Shift Linkage Select
- 7. ALU A and B Specifications
- 8. A and B Fields Select
- 9. Enable onto ALU inputs Select
- 10. Latch External Data Inputs
- 11. Latch CPU Outouts
- 12. Control Bus Signals
- 13. Microprogrammed Clock
- 14. Condition Code Controls
- 15. Enable Interrupt Circuitry
- 16. Memory Map Control

Notice that with the exception of the microword data and microbranch address and control fields, no other fields are overlapped. This is a 'horizontally' structured design. Overlapping several fields leads to 'vertically' structured systems. This latter class of machines can save some microword memory, but only at the expense of through-put and increased hardware complexity. Now that the cost of the PROM's has come down significantly, the savings accrued from using a vertically structured design approach is generally insignificant when compared with the overall system cost

A summary of the functions of the microword bits is shown in Figure 20.

Am2901B ALU/REGISTER SETS

The heart of the HEX-29 CPU is the set of four Am2901B bit slice ALU/Register Sets depicted in Figure 21. All arithmetic and logical operations are performed in these bipolar LSI IC's, including address generation. The user accessible sot of 16 registers and routing functions are also internal to these remarkable and extremely versatile chips.

The operation of these units, though very elegant and comprehendible, is too lengthy to include here and the user is referred to the Am2900 Family Data Book by AMD.

Carry lookahead is accomplished by the Am2901B's and an external IC, the Am2902A. Shift control is partially within the Am2901B's and is supported by other external circuitry to be discussed later.

A summary sheet of the Am2901B ALU functions appears on page 29 but should be supplemented by studying the AMD literature already mentioned. A good supplement is the AMD Schottky and Low Power Schottky Handbook.

The A and B input fields to the Am2901B's are multiplexed by 4 Am74S253's in the following four ways.

	the state of the s
Am2901B B Inputs	Am2901B A Inputs
µword Memory	µword Memory
Upper Nibble ABL	Upper Nibble ABL
Lower Nibble ABL	Lower Nibble ABL
Upper Nibble ABL	Lower Nibble ABL

ABL = A.B Latch (On data bus bits 27-20.)

CARRY IN CONTROL

The arithmetic carry-in (C_N) signal (Figure 22) to the Am2901B bit slices can be selected from four sources as follows:

- 1. Logic 0 (No carry-in add instruction, borrow in subtract instruction.)
- 2. Logic 1 (Carry-in in add instruction, no borrow in subtract.)
- 3. Carry Flag (C bit in condition code register.)
- 4. Q Shift Bit (Double length shifts.)

Note that the natural state of the Carry Flag output from the Am2901B is 1 for carry on add, 0 for no carry on add, 1 for no borrow on subtract, and 0 for borrow on subtract. This convention has been maintained in the condition code and carry in logic. Some other machines operate differently with respect to this convention, but others do not and the HEX-29 maintains the faster convention for lack of a good reason to alter it. Some programmers will be required to remember this convention while others will be used to it.

SHIFT AND ROTATE LINKAGE

The shift and rotate linkage (Figure 23a) of the HEX-29 is composed of an Am74S253 and an Am74LS125 plus the internal shift control structure of the Am2901B's. The functions that can be performed by this circuitry are shown in Figure 23b.

The solid lines in Figure 23b delineate the basic shift linkages. The dotted lines are optional linkages which can also be enabled. With these linkages, all of the normal shifts and rotates can be performed plus a number of double word shifts including special shifts for high speed multiplies and divides.

CONDITION CODE CONTROL

The condition code register shown in Figure 24 of the HEX-29 has eight flags. The definitions and placement of these flags are defined in Figure 25.

In addition to the very useful and fairly common C, V, N, Z flags, a half sign is provided for easier byte processing. The three user flags are not changed by any of the normal arithmetic or logical operations. However, they can be read by the processor and written by the processor with special instructions such as load flags, read flags, set bits in flags, clear bits in flags, invert bits in flags. The fact that none of the user flags is changed by any but this type of special routine is very significant. It means that various routines and program segments can pass flags back and forth freely without fear of modification or restriction on the instructions that can be executed. Reading the condition code flags into the processor, or branching or s broutining upon combinations of bits set or clear does not alter the flags.

	N	lame		Function		
	_		BBAC			
		μD0	BRA1)		- 1
1107 1 1		μD1 μD2	BRA1	0.1		
		μD3	BRA3	- 1 .		
Mr. 2-14		μD4	BRA4		2 1	
		μD5	BRA5	Microprogram -		
		μD6	BRA6	Branch		
		μD7:	BRA7	Address	Microword data to Internal	
107 - 1		μD8	BRA8		data bus to Am2901B's	
Citation Vision		μD9	BRA9			
- Cat (Cat (Cat)		μDA	BRAA			
	11.	μDB	BRAB.			
		μDC	BRCO	1		1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.
		μDD	BRC1	Microprogram		land of the second of
		μDE	BRC2	Branch		art is bromery !!
		μDF	BRC3	Control		Control 1
	16.		BRC4)			
		LIN		Latch in low nibble of data bus		
		ROTO)		Control Bits Shift and Rotate MUX	A ·	
		ROT1 /		Shirt and Hotate MUX		
		SRC1		Am2901 Source Select Code		
		SRC2	- 4	Amzaut Source Select Code		
		CIA		Carry-In MUX Select Bit A		
		ALU01		Oury in mox colour on A		
		ALU1 }		Am2901 ALU Function Code		
		ALU2				
2	27.	CIB		Carry-In MUX Select Bit B		
2	28.	DSTO)	4			
		DST1 }	f.	Am2901 Destination Code		1 1
		DST2)				
		FET		Fetch Instruction this cycle		
		B0)				
		B1		Am2901 'B' field register specific	cation	
		B2				
		B3 /				2
	10. 17.	AO)				1
	18.			Am2901 'A' field register specific	cation	
		A3				
		ABMO)		A, B fields MUX Select Bit 0 (A,	B fields on Am2901)	
		ABM1		A, B fields MUX Select Bit 1 (A,		
		STO		Microprogrammed system clock		1 1
4	3.	ST1]		Microprogrammed system clock	stretch bit 1	1
		LDI		Latch Data in - Both Swapped		in the second
		LNZ)		Latch N. Z. H flags - MUX Sele	d	
		LCV		Latch C, V flags - MUX Select		loss.
		LCC)		Latch Condition Codes - U2, U	I, UU, H, Z, N, V, C MUX Se	æa
		RCC		Read Condition Codes onto inte	mai bus, low byte	
		SDA DIL (Select Microword bits 15-0 to into Data In Low Byte Enable onto in		
		SIH)		Data in High Byte Enable onto in		
		SWPL 1	1 10	Swapped Data in Low Byte Enal	bled onto internal bus	the state of the
		SWPH	41.4	Swapped Data In High Byte Ena	bled onto internal bus	
		CLL I		Clear Low Byte on internal bus -		
		CLH		Clear High Byte on internal bus	- Bit Set Enable LOW	
		LMM		Load Memory Map - Write into	Memory Map RAM	
		RMM		Read Memory Map - Enable Me	emory Map to data bus	
51	B. I	LAD		Latch Address - Enable Transp.	arent Address Laich	
	9. Ē			Bus Available - Bussos available	e for DMA this cycle	1
		₽⁄₩		REad/Write Memory (Write if low		
		VMA		Valid Memory Address (Read or		
		SDMA		Sync. DMA - Acrive cycle before	e dus is available	See for
6.	3. 1	NE -		Interrupt Logic Struble	. 1 9 - 6	

Figure 2 4. Misroword Bis.

Г	BR C = 0		10	BR
1	BR C = 1		11	
2	BR V = 0		12	BSR
3	BR V = 1		13	
4	BR N = 0		14	BSR N = 0
5	BR N = 1		15	
6	BR Z - 0		16	RTS Z = 1
7	BR Z = 1		17	
8	BR HS ~ 0		18	RTS
9	BR HS - 1		19	
A	BR LZ = 0		1A	
В	BR LZ = 1		18	
C	BR HLT = 0	l i	1C	
Ф	BR HLT = 1		10	
E	BR IH = 0		1E	BR IH = 1 or MAP
F	BR IH = 1	' '	1F	CONTINUE

Figure 20B. Am2909 Microprogram Branch Control, Bits 12-16.

-	LCC	LCU	LNZ	
LCN	0	0	0	New CVNZH
LC .	0	0	1	Now CV Old NZH
LN	0	1	0	Old CV New NZH
(Nom.)	0	1	1	Old CVNZH
BCC	1	0	0	Bus → CVNZHV
	1	0	1	Bus → CV O.J NZH
	1	1	0	Shift Old V Bus → NZHU
LSC	1	1	1	Shift C Old V Old NZH

Figure 20C. Condition Code Manipulation, Bits 45-47.

ALU	CIB	CIA	0	1	2	3	4	5	6	7
0	0	0	A+Q A+Q+1	A+B A+B+1	Q Q+1	B B+1	A + 1	D + A D + A + 1	D+Q D+Q+1	D D + 1
	T	0	A+Q+C	A + B + C	Q + C	B+C	A+C	D + A + C	D + Q + C	D + C
	0	0	Q - A - 1	B - A - 1	Q - 1	B - 1	A - 1	A - D - 1	Q - D - 1	- D - 1
1	0	1	Q - A	B - A	0	В	Α	A - D	0 - D	- D
	1	0	0-A-C	B - A - C	Q-C	B - C	A-C	A - D - C	Q - D - C	- D - C
	0	0	A - Q - 1	A - B - 1	-0-1	- B - 1	- A - 1	D - A - 1	D - Q - 1	D - 1
2	0	1	A - Q	A - B	- 0	- B	- A	D - A	D - 0	D
	1	0	A - Q - C	A - B - C	- Q - C	- B - C	- A - C	D - A - C	D - Q - C	D-C
3	-	-	AVQ	AVB	٥	В	A	DVA	DVQ	D
4	-	-	AAQ	A∧B	0	0		DAA	DAQ	0
5	-	-	AAQ	AAB	a	В	A	DAA	DAQ	0
· 6	-	,	AYQ	AYB	0	В	A	D∀A	DAG	D
7	-	-	AYQ	A∀B	a	В	Α	D∀A	DVQ	D

Figure 20D. Am2901 Source, Carry-in & Function Select, Bits 20-27.

DST	Rotates
0	F → Q
1	NONE .
2	F→B A→Y
3	F - B
4	RIGHT F/2 → B Q/2 → Q
5	RIGHT F2 → B
6	LEFT 2F → B 2Q → Q
7	LEFT 2F → B

Figure 20E. Am2901 Destination Codes, Bits 28-30.

	Right	Left
0	MUL	ACL
1	ROR	ROL
2	ASR	DRL
7	100	1 (0)


Figure 20G. Shift & Rotate Control, Bits 18-19.


ABMUX	A reg	Breg
0	μWA	μWg
- 1	'A _s	Ro
2	R _S	Rs
3	R _D	R _D


Figure 20F. Am2901 A, B Field Selects, Bits 40-41.

STR	CLOCK
0	280ns
1	240ns
2	200ns
	450

Figure 20H. Microprogrammed System Clock Stretch, Bits 42-43.










Figure 23B.




Figure 24.




Figure 25.

Eight condution code operations provide all the useful operations needed for complete flexibility. They are shown in Figure 26a and 26b in two different formats. Note that the codes are grouped into three categories: antimetic (C and V), logical/arithmetic (N, Z, H) and user (U_2, U_1, U_n) .

These eight conditions include all the necessary and desirable features such as updating only the shin carry bit and the ability to do operations that read, operate on, and reload the condition code register all in one machine cycle (160ns). Also, a feature of immense importance where microcoded floating point of fixed point mash is concerned is the ability to update flags on a cycle by cycle basis! An unusual feature.

	Carry/ Overflow C, V	Negative/Zero/ Half N, Z, H	User Flags U2, U1, U0
7	Shift Bit C,V V	No Change	No Change
*6	Shift Bit C,V V	Load From Bus	Load From Bus
*5	Load From Bus	No Change	No Change
4	Load From Bus	Load From Bus	Load From Bus
3	No Change	No Change	No Change
2	No Changa	Update	No Change
1	Update	No Change	No Change
0	Update	Update	No Change .

[&]quot;Less useful than other codes but perfectly legal,

Figure 26A.

Name	U2	U1	UO	н	z	N	٧	C
Shift MSb or LSb into C *Shift into C -	NC	NC	NC	NC	NC	HC	NC	s
Bus Load Rest	В	В	В	В	В	В	NC	s
*Bus Load C & V Flags	NC	NC	NC	NC	NC	NC	В	В
Bus Load All Flags	В	В	В	В	В	В	В	В
No Changes	NC	NC	NC	NC	NC	NC	NC	NC
Update N, Z, H Flags		NC		μ	μ	μ	NC	NC
Update C and V Flags	N:C	NC	NC	NC	NC	NC	μ	μ
Update C, V, N, Z, H	NC	NC	NC	μ	μ	μ	μ	μ

u = updated, NC = unchanged, B = loaded from internal bus,

Figure 26B.

Am2901B OUTPUT BUS

Being a highly structured, modular device, the HEX-29 CPU is very bus oriented. The output bus of the Am2901B's generate the addresses and data to the rest of the system devices as well as some internal function, The four logical units on this bus (shown in Figure 27) are:

- 1. Address Out Latches (System Address bus)
- 2. Data Out Latches-(System data bus)
- Memory Map/Latches (Memory Management Features)
 Condition Code MUX (For updating flags from processor)

Any memory reference requires that an address be valid on the system address bus. The source of this address is generally one of the Am2901B internal registers or modifications thereof from previous fetch cycles (such as indexed addressing).

On a write cycle, data must be placed on the system data bus. This is accomplished in the same manner as address generation except that a different microword bit is used to activate the data latches.

In a multi-user/multi-task/limesharing environment, it is desirable to have a powerful memory management scheme. The HEX-29 CPU implements this via a flexible memory mapping system where the upper flour bits of the 16-bit address penerated by the Am2901B's are "mapped into seven address bits and a write protect bit. Invalid access traps and one Megalytic address sprae and one Megalytic address sprae are inlegral features of this system. The loading of this MAP RAM (2 Am2901's) last! a saccomposition durable value floating of the 18 and
Another important characteristic of the HEX-29 CPU is its ability to read, write, test and operate upon the eight condition code flags in the byte form. All eight flags can be written to by the Am2901B at one time, in one microcycle. This is very useful for many flag operations and is absolutely necessary for efficient updating of the user flags for interroutine parameter and condition passing.

The logic of these bussed systems is quite simple. A separate microword bit or bit field is used to cause each of these logical units on the bus to accept the data bus. Therefore, simple micro-programming techniques are applicable to this busing approach.

Am2901B INPUT BUS

Much of the power and modularity of the HEX-29 design is due to the highly structured bus approach on the Am2901B Data Inputs. The logical units that can drive this bus (Figure 28) are listed below.

- 1. Data Input Registers
- 2. Swap Input Registers
- 3. Microword Data Registers
- 4. Clear Upper Byte/Clear Lower Byte/Bit Op Logic
- 5. Condition Code Register

Data input from the system bus is captured in the data input registers and the swap input registers. The data input registers bring the upper and lower bytes of the data bus to the corresponding bytes in the Am2301B cascade while the swap input registers switch the upper byte of the data bus to the lower byte on the Am2301B cascade and the lower byte of the data bus to the upper byte of the Am2301B cascade.

Additionally, logic to set all bits in the upper or lower byte to zeros, (clear upper byte and clear lower byte), allow selecting antihmetic or logical zeros in either byte field if the bit set option is enabled, all bits are pulled low except the one selected by the hexadecimal value in the low nibble of the nibble latch from an instruction or other data source.

All eight condition code bits can be enabled onto the low byte if desired. All flags can thus be sampled by the Am2901B's at once.

S - Shift Bit





Figure 27.



Data from microword memory from three-state registers in parable with the pipeline register can be enabled onto the upper and lower bytes for direct loading of the Am2901B's from microprograms.

In the absence of any device being enabled onto a particular byte on this bus, it will be pulled up into a logic 1 state. This can be useful for masking in logical operations and filling or biasing in arithmetic operations.

An important factor in the flexibility of this approach on the HEX-29 is that the upper and lower bytes of the data in registers, awap in registers, and the clear upper/lower byte logic are separable Also, the condition code register only drives the lower byte and the pull-up feature will operate on either byte individually. Thus the upper and lower bytes can be individually driven on a "inst and match" basis from several sources.

The versatility so generated allows numerous fast processing modes. See Table 5 for a list of all of the possible combinations of high and low byte inputs to the 2901B's.

TABLE 5.

Into Upper Byte of Am2901's	Into Lower Byte of Am2901's
O. Microword memory bits P15-P6 Bit set value (upper byte) 2 Upper byte – data bus 3 Upper byte – data bus 4 Upper byte – data bus 5 Upper byte – data bus 6 Upper byte – data bus 6 Upper byte – data bus 7 Upper byte – data bus 8 Upper byte – data bus 9 Upper byte – data bus 10 Upper byte – data bus 11 Lower byte – data bus 12 Al high generator 13 Al high generator 15 All high generator 16 All high generator 17 All high generator 18 Clear upper byte 19 Clear upper byte 10 Clear upper byte 10 Clear upper byte 10 Upper byte 10 Upper byte 11 Upper byte 12 Upper byte 12 Upper byte 13 Upper byte 14 Upper byte 15 Clear upper byte 15 Upper byte 16 Upper byte 17 Upper byte 18	Alconvoid memory bits 177-PD list set visible (lower byte). Lower byte – data bus bus byte – data bus closer byte – data bus of large ends of
20. Clear upper byte *21. Clear upper byte	Condition code register Clear lower byte

*Note: Interestingly enough this is the only case in the entire table that the hardware CANNOT genorate on the bus, but IS the ONLY one of these codes that CAN be generated by the AMD 2901B slices! (How conveniently

Examples of uses for some of these modes include:

- 1. Clearing upper byte for 8-bit index offset
- 2. Fast bit set/clear/test/invert operations
- Set upper byte high to AND lower byte with upper byte change
- 4. Clear upper byte to AND off upper byte and operate lower
- Upper byte of data bus to lower byte for all byte ops on upper byte

- Load defined values from microcode for famper-proof constants, vectors, etc.
- 7. Normal data input or address input without swap or modifi-
- 8. Clear upper byte and data in low-bite immediate ops, etc.

INTERRUPT CONTROL

The powerful maskable priority vectored inlemupt system (Figure 29) of the HEX-29 is a direct demantive of the incredible Am2914 byolar LSI interrupt control IC. This circuit is so well mlegrated that it uses only one microword bit and requires very little support circuity. The general set of operations that can be executed by the Am2914 is shown below. For more detailed information on this cities see the Am2900 Family Data Book.

- F. Enable Request
- E. Load Mask Register
- D. Disable Request
- C. Clear Mask Register
- B. Bit Set Mask Register
- A. Bit Clear Mask Register
- 8. Set Mask Register
- 7. REad Mask Register
- 6. Read Status Register
- 5 Read Vector
- 4. Clear Interrupts Last Vector Read.
- 3. Clear Interrupts via M Register
- 2 Clear Interrupts via M Bus
- 1. Clear all Interrupts
- Master Clear

Flow charts of the actions taken in microcode by the HEX-29 CPU are shown in Figure 30 and Figure 31.


DMA CONTROL

The DMA structure is quite straightforward. There are eight active—LOW DMA request lines and eight corresponding DMA accounted to the straight corresponding DMA could be acknowledge to the ST the highstar priority requesting a DMA cycle at the beginning of the microcycle before DMA will be allowed gets on acknowledge signal that tasts up until the DMA cycle — at least.

If no downes are requesting DMA, the NRQ (no request) bus signal goes LOW. This is an excellent opportunity for dynamic RAM circuity to refresh sequential rows on each DMA cycle that NRQ is LOW.

Another input signal DDMA, will overnde all priontes and not acknowledge any level of DMA request. This could be used by dynamic RAM refresh circuitry when it must be permitted to refresh itself soon or chance tosing data.

Many schemes of DMA handling can be accomplished with this simple and uncomplicated priority controlled system. An Any 15374 captures the DMA requests (Figure 32) on a cycle by cycle a.c.s. An Am2913 prioritizes these requests ano auxrowledges the highest level request with at hrece-th binary code. An Am7/IS138 expands this to the eight bits of DMA acknowledge that correspond to the eight input bits. The Am2913 supplies the NRG bus signal and provides for the DDMA bus signal.






Figure 30.





Figure 31.



SYSTEM BUS INTERFACE EXAMPLE HEX-64KBS STATIC MEMORY CARD

It was possible to design the system bus to be very simple to work with because the HEX-29 is a microprogrammed device. The following section discusses an implementation of a 54k byte static memory card for the HEX-29 system bus using Am3124 memory ICs. The purpose is to show that designing cards that interface with the HEX-29 system bus is relatively easy. Note that a design to I to devices awould be similar to this implementation since I/O devices are memory mapped and share exactly the same set of bus sonais and timior requirements.

Starting from the left hand of the schematic shown in Figure 33, we find that the low 13 bits of the address bus and the four control bus signals (CLK, WMĀ, R/W, and WP) are buffered from the system bus by two Am74S240 ICs and three sections of an Am74S244. These are inverting and non-inverting buffers respectively, and offer extremely high current drive (64mA sink current) and very high speed (-4 to 6ns) with only very light bus loading (400,4 km level).

Ten of the address lines buffered by these ICs then drive the address lines of half of the memoy array through series type termination resistors. These resistors (~33 ohms) serve to pre-termination resistors. These resistors (~33 ohms) serve to pre-vent undershooting zero volts by more than the permissible 0.5% on negative edge transitions of the address lines. This type of termination has the advantage that it does not draw current from the driver ICs; if is highly recommended over split termination for memory arrays where current loading is negligible, but capacitive loading is significant. Note that to further reduce these capacitive loading is significant. Note that to further reduce these capacitive loading effects, the address lines of only half of the memory array are driven by one set of buffers. (Find the second set of Am74S240 address buffers at the fair rish of the schematic.)

The remaining 3 address lines that were buffered by the Am74S240s drive the A, B, and C inputs of (4) Am74S138 one-of-eight decoders. These ICs develop the 32 1k word chip selects that enable the appropriate Am9124 memory ICs for read and write operations when they are addressed.

Of course only one of the Am745138 ICs should be enabled when the board is addressed. This is a function of the higher address lines, A18-A13. Since each Am745138 is able to select 1k word blocks of memory, each Am745138 is abule to select 1k word blocks of memory, each Am745138 should be addressable on 8k word boundaries. Decoding the upper address lines (A18-A13) to match selectable 8k boundary addresses is accomplished with four Am25LS2521 8-bit equal to comparators, one for each Am745138.

The DIP switches on the right hand side of each Am25LS2521 deline the conditions under which the corresponding Am74S138 will be selected. When the eight inputs on the left hand side of these chips correspond to the values set on the DIP switch on the

right, the Am74S138 is enabled. Note that the VMA bus signal (Valid Memory Access) must be LOW to enable the Am2SLS2S21. Also note that each fix word bank can be unconditionally removed from the system memory space by leaving the lowest DIP switch open. Thus the board may be filled in 6k word increments if desired.

The Am74S138 ICs are also enabled by the system clock via the CLK signal. Therefore, memory chip selects can only occur during the time that the system clock is LOW (called \$\phi_2\$). The importance of this will be discussed shortly. Another signal that must be valid for these ICs to be enabled is the DIS Signal. Wherefever the RIW signal is LOW (indicating a write) and WP (write protect) is HIGH (protect the memory), then the DIS signal is brought LOW. This disables the Am74S138's and blocks the selecting of any memory ICs, thereby write protecting all on-board memory.

Above the memory array on the schematic are the data bus buffers, one set for each half. Again, this is done to reduce capacitive loading, this time on the data lines. Am745373 octal tri-state latches are used for all eight of these data buffers. The enable inputs are driven by the inversion of the system clock bus signal so that they are transparent during all of 42, which is when the data is transferred. The appropriate Am745373 latches are turned on (OE LOW) during read and write signals so that the data is the three of the proper direction.

The Am2SSQ2 one-shol is used to stretch ϕ_2 of the system clock to meet the access time of the memory. Without this stipnal, ϕ_2 would last only 80ns and the access time specifications of the Am9124 memory (ICs would not be met. The Am2SQ2 is activated whenever memory ICs on the board are addressed when eystem clock enters ϕ_2 (negative edge). Once fired, the duration of ϕ_2 is stretched by 40ns for every 40ns that the STR bus signal is held LOW. Since the Am9124 EPC memory devices have an access time of 200ns worst case, ϕ_2 must be stretched by 120ns.

Summary

As can be seen, the HEX-29 16-bit design represents a simple, straightforward design approach to building a high-performance 16-bit processor. This design takes advantage of many of the features of the Am2901 and Am2909. The instruction set shown in this application note is intended to be representative of the more common types of instructions to be executed on a machine of this class. In addition, microcode could be developed to execute a great many additional instructions as well as other classes of instruction such as entire floating point peckage. This design utilizes microprogram control throughout, and is a good demonstration of parallel microprogramming in a most straightforward application.

AMD wishes to thank Mr. Mike Simmons and Mr. Lee McDonald of HEX for their work on this invited paper as a part of this application note series.

APPENDIX

HEX-29 Microcode

This appendix contains 256 words of HEX-29 microcode. The first pair is a definition file which defines the HEX-29 hardware structure for the AMDASM" assembler. The various inputs to the Am2901 are defined via equales while all other microword fields are literally defined. The second part is the assembly file which symbolically, via terms defined in the definition phase, constructs each microword. Each microword begins with an optional label (such as RESET3). Next is the Am2999 branch control field, followed by all of the remaining control fields. This structure gives the appearance of a conventional sembler, i.e., LABEL, OP-ERATION, OPERANDS. A microsinstruction which has no

Am2909 branch control specified, such as microwords 3 and 4, uses microworbits 0-15 (which includes the branch control field) to place immediate data directly on the internal Am2901 bus. The Am2909 is then forced to "CONTINUE" by the "LIN" field. LIN, besides Latching IN the data on the Am2901 bus, disables the microprogram branch control register output, causing the "CONTINUE" function to be selected in the branch control PROM (see Figure 2019).

These 256 microwords represent a reasonable subset of the HEX-29 standard instructions, i.e., branch, conditional branch, data moves (MDV), and, or, add, sub, etc.

CAD C4	BEFINE	TION PRASE (PRAS	T 1)	Add a	FTCE:	PAF	321,700,311	IFETCH - FETCH INSTRUCTION THE CICLE
	RECISTR	2 EQUATES			C19:	111	361,100,271	1018 - CARRY-IN MES SELECT PIT 9
	EQU EQU	101		90	CIA:	DAY	421,304,231	ICIA - CARRY-IN MUZ SELECT DIT A
	100 100	1:1 1:2 1:3 1:4 1:5 1:5		1	LMLL: LECT: LASE: LEST:	117 117	441,7:00,191 441,1:01,181 441,5:1:0,181 441,8:11,181	ISRIFT & BOTATE HUE CTL BITS
	100	1:6			1141		467.300.17E	ILATCE-IN LOW ADDLE OF DATA DUS
	130 130	1-1 1-3 1-6 1-7 1-1			çe:			I 12080 MEST INSTRUCTION CONTROL
	E 30 E 30	1 · b 1 · t 1 · r		ii			471,3000011.1	I 12989 MIII INSTRUCTION CONTROL
	SCCRCE	(2 5) OPERAND EQ	GATES		261	DIF	471,3-02121,1 471,3-02121,1 471,3-02110,1	todaj eno abrodato vijinas ile kaj produkta ili doji ilena
	I QU	Q+0 Q+1 Q+2 Q+3 Q+4 Q+5				DEF DEF	471,30010001,1 471,3001001,1 471,3001010,1	amenta Bakawa ya Mad
	100 100 100 100	9.3			1711	DEF DEF	471,3001013,12 471,3001011,12 471,3001100,12	
	I GU	Q+6 Q+7))))	LTL:	DIF	471.3001011.12 471.3001100.12 471.3001101.13 471.3001110.13 471.3001111.13 471.301111.13 471.301111.13	
: 01		CT 10= (2 FE=CT10	S) EQUATES		INCE:	DEF	471 3010000 12 471 3010010 12	7 00 000
	130 130	Q+0 12-5 Q+1 15-2 Q+2 12-5 Q+3 12-5		27	iin Iirar Iirar	DLT DLT	471,3018188,11 471,3018118,11 471,3011888,11	
:	TOU	300			TAL		477.3011110.11	
i.	£40			1			461,1678,0008	INICEOVOED DATA
eun E:	Tan	TICE CONTROL EQU	17IS	i		PICEOPA	0584" ASSEMBLT	PRASE
4	145 140 140 140 140	0-1 180TE 0-2 17 3 0-3 17 3 0-4 17/2 0-5 17/2 0-6 127 3 0-7 127 3	107 105 107 174 107 1 07 1 107 1 107 1 107 1 107 1 107 1 107					os) of the common of the
111	140 147	Q+4 17/2 Q+5 17/2	i . 9/2 9 . 1-7 7 . 1-7		111	CONTRUC	£ 4H704	1 14 14 11 11 11 11 11 11 11 11 11 11 11
	190	200 127 3 207 127 3	; 1-7 · 1-7	4			& NOINE	E BOLAD & ACOMM & LMM & ACCED
	PLF	241,471,471,11,	3VI,1I,3VI,1I,3VI,2 d I	- 3			E NOCIA	BB , RB , RBT , ADT , AQ L SDIAL L NOTHA L SEAD L NOLID L NOTHA L SEAD L NOCID L NOTHA L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID L NOCID
ı	117	3+3.63I 3+1.63I	TIME - INTERBUPT LOCIC PANELS	;		CONTAUE	£ 1011E	AR RE ORIS AND AR AND
71:	뱂	11,3-3,621	ISTMA - STHE DMA	-			6 NOINT	E MODIN E MOSPA E LAM E LOCIS E MODIN E MOSPA E NORCE E LECLEY E MOSTR E MVANUE E MOTTER E NECIS
٠.	H	21,302,611	IVALID MEMORY ACCESS THIS CICLE	,		CONTRUE	£ 20011	& RCL-UL & HOLIN
ţ:	E []	31,300,601	READ/AOT-WRITE HEMORT	4			14104 A 1404 A	Re Re NOOP AND DE ENGINE L'OUTH E NOIT ENGIN E NOIT ENGIN E NOIT ENGIN E
	117	41,3+8,561	IDUS AVAILABLE TRIS CTCLE	3			6 MOCIA	E ROLFUL & HOLIN
eı	u	192,646,12 192,646,12	:LAD . EMAS TRANSPARENT ADDR LATCE	1			£ 1H298	AS . RO . MOOP . CR . DE
: FF:1	III III	(1,3+0,571 (1,3+1,571	IREAD MONORY MAP	3			4 NO SAL	R8 R8 R00P OR DE 6 SDH4 & KOTH4 & WAITE 6 NOLD B KORMS E LM & AOCLB 6 KOIA & SD4 & RCRC & LCCLCY 6 KOIA & SD4 & RCRC & LCCLCY 6 ROSTR & MY4MS & RCFTCE & ROCIB 6 KCLMUL & LIR & DATA R0088B
٠.	217	71.3+0.56I 71,3+1,56I	STOUD MEMORE HAP	,			6 M298	A SDMA & NOTMA & READ . OR . DZ
L:	ELF ELF	61,3+88,541 81,3+81,541	ICLEAR MI/LO DITE INTERNAL DUS				6 ACIVE	E STALL & NOTE & STANT OR DE 6 STALL & NOTE & 6 STANT 6 NOLED & NOTES & LIPE & NOCES 6 NOLED & NOTES & LIPE & NOCE 6 NOCES & NOTES & NOCES 6 NOCES & NOTES & NOCES 6 NOCES & NOCES NOCES 6 NOCES & NOCES 6 NOCES
i	:L	e1,3010,541				DANC.	FITCH & APPR	& RCIMUL & LIN & DATA R-0200
L: C: I:	111 111 111	101,1000,521 101,1001,521 101,1010,521 101,1011,521	:SWAP CATA BI/LO INTERNAL BUS	1			6 HOINE 6 HOSEP 6 HOLDI	E SOSTMA & NOME AND AQ & NOSTMA & NOME & NOTE & NOME & NOM
Li	017 117	121,3+80,581	:DATA IN MI/LC INTERNAL BUS	,			4 MOCIA	E ECTABL & POLID
À.	210	121,301,501 121,7010,501 121,3011,501				0.86	P+444	
	DEL	141,300,451 141,301,491	ISDA - SELECT HICKGOORD BITS 15-0		ETCH:		£ 10181	E RID . BID . BAMA . ADD . ZA 6 SDMA 6 .TMA 6 BEAD 6 LID 6 ROSEM 6 LIME 6 LOCER
c:		151,2-0,461	IREAD CC TO INTERNAL BUS	1			4 NOSVP	E MOSTE & HYAMPE & FETCH & AGELE
ce:		161,000,451 161,001,451 161,002,451 161,003,451 161,004,451	ICC MEE SELECT		STR:	38 I EMAP	INS E WISE	A A GS DAL A NOTH A READ . ZB
C#:		161,0+2,451 161,0+4,451 161,0+4,451 161,0+6,451 161,0+6,451 161,0+6,451		1			A NOIDI	10 10 10 14 15 14 15 15 15 15 15
11	ELF	161,307,451 161,300,441 161,301,441	; LDI - LATCH SATA IN, SWAPPED & CH	SVAPPED		CBG	K-998C	
	ili Ll		1578 - CLOCK STRATCH CONTROL	33.	4-1			1 215 . 215 . RAMT , ADD . DA
	en en	201,3+00,421 101,5+31,421 701,9+10,421 201,3+11,421		;			& ACSUP & ACSUP & LDI & ACCIA	1 B15 , B15 , BANT , ADD , DA 6 SML 6 THA 6 BEAD 6 LIAD 6 ACAMM 6 LIM 6 CLBIC 6 DINNI 6 NOSEG 6 MORCC 6 LCCLCY 6 MCSTB A NYANNO 6 FETCH 6 NOCIB 6 RCLMUL 6 NOLIA
		221,7000,401 221,7010,401 221,7010,401 221,3011,401	12601 A.D MUI SELECT	,				1 RIS , RIS , RAFF , ADD , DA 6 SDMA 6 TMA 6 READ 6 IAD 6 ACRMM 6 IAM 6 ACCID

		L CONTRACTOR OF THE PROPERTY O

. ;		L 101 & MOSTE & MYAMYS & PETCE & MOCIS	• 10 He	E MOCIA E BCEMBE	f MOTIN
***	MESO IPETCE	L MPORE BID 215 GET ABB 98. 4 MOSE 4 ASSTEL A LOTTE & LETTE BE 18. 18 4 MOSE 4 ASSTEL A LOTTE & CELLO L ASSTEL BE 18. 18 6 MOSE 4 MOSE 4 MOSE A LOTTE & LECTE BE 18. 18 MOSE 4 ASSTEL BE 18.	ale:	& AM2981 RIE & HOIRZ & HOSDMA & F1 & HOLDI & HOSSP & HODIN & HOLDI & HOSTR & HOCIA & RCLMUL	RB , RAMF , AMB , BA 6 MOTHA & BEAD 6 MOTHA & LMM & MOCES 6 SDA & MORCE & LUCLEY 6 MYANYB & MOTICE & MOCES 6 LIN & DATA BOSSTY
	MANCH INSTR	LANTON BID. RES. BENT, ALD . TQ LOCIN & LIDER & COMM. LINE LOCIN LOCIN & LOCIN & LOCIN & LOCIN LOCIN & LOCIN & LOCIN & LOCIN LOCIN & LOCIN & LOCIN & LOCIN LIDI & MOSTA & LOCIN & LOCIN LOCIN & LOCIN & LOCIN & LOCIN LOCIN & LOCIN & LOCIN & LOCIN LOCIN & LOCIN & LOCIN & LOCIN	CCSTRUE	E IMPOST RIS . E WOINE E SIMA E WOINE E SIMA E HOSEP E NODIN E LDI E NOSTR E CIA E RCLMUL	BIS . BAMA . ABB . ZA 6 THA 6 BEAD 6 BORM 6 LMM 6 BOCIS 6 BOSCA 6 BORCC 6 LCCLCY 6 MOAND 6 BOFFCE 6 BOCIS 6 BOLIS
10-1 	33350 171702	L PATRON BIS AND AND ONCE AND . NA COLLAR C.	CONTAGE	E AMESON RE 6 BOINE 6 SOME 6 BA 6 BOINE 6 STRI 6 ROSTE 6 ACIDI 6 ROSTE 4 CIA 6 ROSTE 4 CIA 6 ROSTE	RE HOOP SUBS BE E BOTHE E BEED E HOOM E LIM E CLELO E HOSDE E HORCC E LCC E MUSTURE E BOTTCH E BOCIS E HOLDS
1	MALCE INSTR	A PATROL BID. ABD. BARY ABB , IQ LOUIS A COMMAND A CALL A CALL LOUIS A COURT A COLOR A LOCKE A LOUIS A COLOR A COLOR A LOCKE A LOUIS A COLOR A COLOR A COLOR A LOUIS A CALLOR A COLOR A COLOR A COLOR A LOUIS A CALLOR A COLOR A COLOR A COLOR A COLOR A LOUIS A CALLOR A COLOR A COL	ince lyerce	E AMPOST RE E NOINE & NOSEMA E SA	28 . NOCP . SURR . EA 6 NOTMA 6 READ 6 NORMA 6 LMM 6 CLBLO 6 NOSEA 6 NORCC 6 LCC 6 NOSEA 6 NORCC 6 NOCES 6 NOSEA 6 NOCES 6 NOCES
100-1	30 ES1 1727CB	L proper 11). Que de la constanta de la consta		E BOIRE & BOSEME E BA & BOLED E BOSEP & BODIR E BOLDI & BOSTE E BOCIA & BCLMUL	E HOVME & BEAD 6 HORPM & LMM & MCCLB 6 HORDM & MORCC & ICCLEY 6 HOVEN & MORTCE & MOCIS 6 HOLEM
*	MACH INSTR	C MPORE TID STATE AND TO THE STATE AND TO THE STATE AND TO THE STATE AND	MARCH INSTR	£ 102901 215 . £ 10102 £ 5004 £ 1034 £ 140 £ 10347 £ 10010 £ 101 £ 10517 £ 10014 £ 201-01	THE CHILD COLUMN
MI-:	MIST ITERE	L MORES 1310 - 214 ORE - 280 - 38 4 MORES L SESSOL SESSON L 1110 L 180013 4 MARCHA L SESSON L SESSON L 1110 L 180013 4 MARCHA L SESSON L 18001 L 18014 4 MARCHA L 1811 L 18014 L 18014 4 MORES L 18014 L 18014	ALSEN: CONTRUE	AMPOST PO L NOINE & HOSDMA E NO SVP & NOIN E NOSVP & NOIN E NOCIA & LSLLSR	A DOTAL E BEED . ZA 6 NOTTH E BEED 6 NOTTH 6 LPM 6 NOCES 6 NOSEA 6 NORCC 6 LRZCCT 6 RSED 6 NOFTCR 6 NOCES 6 NOCES
	MALCE INSTR	LANCASI 115 . ELS . ELS . LANG . IQ LANCAS LOSMA CA THE LIEU . LANCE . LEGIA LA LID . SCIPP . LANCE . LANCE . LEGIA LA LID . SCIPP . LANCE . LANCE . LEGIC . LID . LANCE . LANCE . LANCE . LANCE . LID . LANCE . LANCE . LANCE . LANCE . LANCE . LANCE LANCE . LANCE .	BYLLG: SEARCE INSTR	E HOSTE E SOME E HOINE E SOME E HOSTE E HOSTE E LOS TE E HOSTE E HOSTE E HOSTE	AND , NOOP AND , 28 6 YMA 6 ZEAD 6 NOCES 6 NOOES 6 NOCES 6 NOC
Dat-	CONTENT	LACTOR DE LACTOR LACTOR AND ALL SURA , IA	ASSESS. MARCH RYLLG	E MOZDE E MOSTA E MOZE E MOSTA E MOZE E MOSTA E MOZDE E MOSTA E MOZDE E MOSTA	ME BARD AND TA L MOVER & BILD E MORME & LAM & MOCLD & MOSDA & MORCC & LNICCY & MOSDA & MORCC & LNICCY & RSSD & MOFTCE & MOCID & MOLICE
	BILL IFFICE	L ACCORT BID . BID . GRE . ABD . PA WOISE & COUDE & NOTH & FIRE BOOKE & FIRE & SOUTH & FIRE BOOKE & FIRE & SOUTH & FORCE & CARLO & COURT & FIRE & SOUTH & FORCE & SOUTH & SOUTH & FIRE & SOUTH & SOUTH & SOUTH & SOUTH & FIRE & SOUTH & SOUTH & SOUTH BOOKE & FIRE & SOUTH & SOUTH & SOUTH	lotte: Shace spile	E MOINE & HOSEMA E NOINE & HOSEMA E NOSAP & HODIN E NOCIA - E NOLHON	E DANU ADD . ZA E NOTHA E BEAD E NOAM E LM E NOCLB E NOSDA E NORCE E INICCY E BSED E NOFTCE E NOCLB E NOCLB
	MANCE INSTR	E IMPSET RIS - RIS - RIMT - CR - IQ 1 MOINT 6 3 PM 6 F MM 6 FRIS 1 MOINT 6 1 DM 6 MOINT 6 MOINT 6 MOINT 1 MOINT 6 MOINT 6 MOINT 6 MOINT 6 MOINT 1 MOINT 6 MOINT 6 MOINT 8 F FRIS 6 MOINT 1 MOINT 6 MOINT 6 MOINT 8 F FRIS 6 MOINT 1 MOINT 6 MOINT 6 MOINT 6 MOINT 6 MOINT 1 MOINT 6 MOINT 6 MOINT 6 MOINT 6 MOINT 6 MOINT 1 MOINT 6 MO	10111: MAINCH-17L13	A APROPE DO MA A APROPE DE MOSTO DE MOSTO A MOSTO A MOSTO A MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE MOSTO DE MOSTO DE MOSTO DE MOSTO. DE	ES BARD ADD . IA 6 NOTH & BIAD 6 NOTH & LAN & BOCLD 6 NOSTA & BORCC & LNICCY 6 NOSTA & BORCC & LNICCY 6 NOSTA & BORCC & LNICCY 6 NOSTA & BORTCE & BOCID 6 NOSTA
IMIZ-I	COSTACE	0.001 30 30 30 30 30 30 30	BICH: MINCE STAGE	L MOZDE 1 10 L MOZDE L MOSTMI L MOZDE L MOZDE L	BE RIMU ADD TA L HOTHA & BYAD L KORMA & LMM & HOCLD L KORMA & MORE & ENECCY L BERD & HOFTCH & HOCED L HOLIH
	BLZI IFTTEF	L DFORE \$13 . \$15 . QRIC . ABD . BL L ACTAL E ADDOPA & LOTAR & BILD L ALD E ROLLD & ROLP & LPA & ROCLD L ALD E ROLLD & ROLP & LPA & ROCLD L ALD E ROLLD & ROLLD & ROCLE L ALD E ROLLD & ROLLD & ROCLE L BOCKS & ROLLD & ROLLD & ROCLD L BOCKS & ROLLD & ROLLD & ROCLD L BOCKS & ROLLD & ROLLD & ROCLD	Mucces Makes Issue	L AMPONT E SIMA A L ACONT E SIMA A L ACONT E MODIN L HOSYP E MODIN L LDI E MOSTR L LDI E MOSTR L AOCIA E BCIMUL	THE STAD OR STAD L THE E STAD L HORN & CIRIO L HORN & CIRIO L HOSDA & RCC & LCCLCY L RDED & FRTCH & HOCIB
**		LOCAL ESPAL E THA E TERM OR . TO LOCAL ELOCAL ELOCA	Links Phance bylac	LAMEGET EMPLEMENTS LAME LAME LAME LAME LAME LAME LAME LAME	ES RAND ADD . ZA E POTMA E BEAD E NORMA E LAM E MOCIB E NOSEA E NORCC E LAICCY E BEED E NOTICE E MOCIB
1071121	CONTRUE	C MYCOST DE CASTON CAST	VISIN:	L ANZORI RO E KOINE & SDMA E NO LAD E NOSTP & MODIN E NO LD & MOSTE E NO LD & E SCHULL	RE QREC AND DA C NOTH C RELEASE AND COLD C NORM C LIM C NOCCE C CCCCY C REPORT C NOCCE
	Place lests	L M-2001 18 . 18 . 8007 , 5032 . 30 1 00181 6 5014 6 714 6 5125 1 00181 6 80180 6 80070 6 120 . 6 1210 1 0018 6 80180 6 80070 6 120 . 6 120 0 1 00187 6 90181 6 9025 6 9020 6 8010 1 101 6 80573 6 904079 6 78708 6 80018 1 101 6 80574 6 904079 6 78708 6 80018	VISOOP: BELLI TYPICE	L MOZDEL RE	RE , BOOP , ABB , IB 6 NOTHA & FIAB 6 NOTHA & LAN & BOCLB 6 NOSDA & NORCC & LCT 6 RSSS & NOTTCH & NOCIB 8 NOSIB
() ()	HANCE DIC 6	LACRORI DIO . 215 . QUEC .ADD .BA LCIER & SIDMA & ROTHER & LEED . 24 & NOLED & ROTHER & LACRORI CONTROL 25 & NOLED & ROTHER & ROTHER & LECTOR 26 & NOLED & ROTHER & ROTHER & ROTTER	CONTRUE	LANZORI RO	BE BAND ADD . ZA L HOYMA & READ L NOYMA & LYM & HOCLB L NOSDA & HORCC & LHZCCY L BSRS & HOFTCH & HOCLB L NOSDA
() (CONTRUE 4	M-SSE! RIS , RIS , QUES , ADD , 9A ROISE & SDEL & ADDEN & LILLE & ADGES ROLLEY & DAISE & ROISE & ADGES ROLLY & CARREST & ROLLE & ADGES & LICLEY ROLLY & CARREST & ROLLE & ADGES & LICLEY ROLLY & ROLLY & ROLL & ROLL & ADGES & ROLL ROLLY & ROLL & ROLL & ROLL & ADGES & ADGES & ROLL ROLL & ROSTE & ROLL & ROLL & ADGES & ROLL ROLL & ROSTE & ROLL & ROLL & ROLL & ROLL & ROLL ROLL & ROSTE & ROLL &	STANCE VSLOOP	L ANDER L SOME	L AOSTA E HORCE S LCCLEY L MOMMA E HORM E HOCLB L MOSCA E HORCE S LCCLEY L MOMMAS E MOTTER E HOCLB

Et. 2012 - 2012 - 21 - 21 - 22 - 22 - 22 -	1		II. GEL. THAE, GE. ST LEGGMALA LEGGMAN & LOCAL STREET CALLS TO STREET CALLS
STIDE 7 DOES T TESON T HEED T GASON T	1		TT COT THE C MOSDAT C MOINT T SET TO THE C NTROL T
AL . SEUE , THEE . OI . OI INCOME & STREET STREET	· zrensé		MITON 7 TAMIDE 9 FIDON 5
#170# 9 TENET 9 TIDE 9	1		T1. 4E1, 2019, 4E1, 4E1, 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010, 1 1010,
TOT 3 DOES A AGION 2. MICON 3. JATVE 3.	',		CINCA AND AND AND AND AND AND AND AND AND AN
## 100 MT 1100 T 1100	. ,		12 - 661 - 0150 - 85 - 86 1900AT 7 - 110AT 7
#110# 7 TRATE 7 VIDE 7			CI - CET - 4008 - 08 - 08 13008 7 1008 1 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 1008 7 100
A1 - 644, 908, 98, 81 18784 3 1987403 4 1987403 4 1987403 4 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19874 3 19	1		ELIOR 3 MAL 3 MATON 3 CALON 3 ATON 3 ATON 3 MINE :33210M
TOUR 7 MAI 7 MAIGH 3 THEFOR 7 TABLE 7	INTARS		MODECC: SELECT LESTED & SE . SE . SEC. ADD A . SEC. ADDRESS : ADDR
A1 . 464 . 7008 . 45 . 16 14054	,		# 1001 1001 1001 1001 1001 1001 1001 10
E1308 7 E3111 7 CESE 7 E1508 7 101 7	- 4		ETOOR 7 MAT 7 MARGOR 3 CRIGHT 7 TE 7
TI SEET ANTE OF STORY AND START THE STARTS THE SEET AND STARTS STORY AND STARTS STORY AND STARTS STORY AND STARTS STORY AND S			PRANCE DSLOOP & AMENDE AS , 28 , QETC , SUBE , 10
AI . 2602 . Triat . MI . MI INGRA A ETTEL EDATE	,		# 1204 7 STITE * 0 # 1 STORY 7 S
TI: 100HI ANT : 05 : \$1 100H 7 TI: 100HI ANT : 07 THOSE STATES STATES TION 7	1	7	ALT OR A MILE A MICH A ALTON A
61308 7 HAT 9 HATOR 9 67108 9 TEOR 9			CONTRUE . DATE . SE . SE . AND . AND
AL . SOULT . AND . AND . LAND . THE . THE . THE . TA	166.00		## - ## - ## - ## - ## - ## - ## - ##
# 110# 7 10#13# 7 110# 7 110# 7 110# 7 110# 7 110# 7 110# 7	3		ETOOR 7 MAT 7 MAKEN 7 GTON 7 TE 7
231 7 33101 7 TESON 7 EIGON 7 41501 7 E1302 7 MAI 7 MAIST 7 ETTON 7 TEDO 7	',		AT . CEL . THE . SE . SE . LASTA L THIRD . AND . TA
TI - 1887 - APT - 0 1 100 7 100 12 12 12 12 12 12 12 12 12 12 12 12 12	186311		
#110# 7 10M13# 7 113 7	4	114	## ## ## ## ## ## ## ## ## ## ## ## ##
131 7 33104 7 TESON 7 TESON 7 44508 7	•		AI. edt. 700m. eg. et 1907-t å EDTSTI ILLEE :400127 GARLA ANDE AL ANDER A SANDER A SANDE A SANDE ILLEE :400127
11 - COT - ANE - ST - ST 1500-7 ELECT SAFES 11 - COT - ANE - ST - ST 1500-7 ELECT SAFES 12 - COT - ANE - ST - ST 1500-7 ELECT SAFES 12 - COT - ANE - ST - ST 1500-7 ELECT SAFES 12 - COT - ANE - ST - ST 1500-7 ELECT SAFES 13 - COT - ANE - ST - ST 1500-7 ELECT SAFES 14 - COT - ANE - ST - ST 1500-7 ELECT SAFES 15 - COT - ANE - ST - ST 1500-7 ELECT SAFES 15 - COT - ANE - ST - ST 1500-7 ELECT SAFES 16 - COT - ANE - ST - ST 1500-7 ELECT SAFES	14634Į		Attest Vive y Hill 7 Th-128 7 VIDOR 7 (1308 7 E1308 7 E1308 7 EASTAN 7 E1308 7 EASTAN 7 E1308 7 1073 7 / 12731 7 2000 7 1073 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 4 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 12731 7 2000 7 7 / 1
#110# 2 TOWITS 2 VID 5	1		
20108 7 20108 7 TESOS 7 SICOS 7 4ASOS 7	- 1		41303 7 THION 7 THAS 9 14104 7
27 * 225 * 2004 * 2 * 22 * 25 * 25 * 25 * 25 * 25 * 25	······		ALTON ? TANTON ? VIDON ?
41. 501. 701. 0 . 81 1670. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 1 1101. 501. 5	4		120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 - 120 -
AT 9 20104 7 12504 7 81508 7 101 7	1		TALNCE CSLOOP L AND L SOUTH L BOTH L LAN G MOLE
ETION 7 MAIN THAT 7 THAT 7 THOS 7 ELSEE BORTES	188801		92 . AUS . 2160 . 25 . 25 . 25 15 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ET - 1013 - 2014 2 104121 7 11225 7			ET: GET: APTE : DE: GET GEORGE CO. TORING CO
## 100 - 1 DILL 1 TOUR	- 4		ET204 7 MAT 7 MATON 3 GTTON 7 TE 3
ETICS 7 MAI 7 MAION 7 CTTON 7 TECS 7			ES . GEL . THEE . BE . GE 190574 3 IDNIEDO
EL . 80 . Welf . 95 . 95 192581 2 Tree Paris	,		# 1308 9 93400 9 9310 7 93010 7 7130 9 9 93400 9 93400 9 93400 9 9350 9 93400 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9 9350 9
# # # # # # # # # # # # # # # # # # #	1		133181 7 33101 7 14101 7 11101 7 11101 7 11101 7 11101 7 11101 7 11101 7 11101 7
T1 C11 C11 C11 C11 C11 C11 C11 C11 C11 C			AS , COL , DALE , BE , BE 1905AL à TURITADO
et , Cat , Plate , BE , BE 1905th à ETZEL PRAFE			#1300 7 834400 7 8150 7 817017 7 1100 7 7 7 120 120 120 120 120 120 120 120 120 120
E 101 6 ECSTE 6 ESTE 6 FEET 6 FEET 6 FEET 6 ET 2	' '		ADDITED TO THE T THE POST T TECH T TAKEN T
TO THE TOTAL OF TH	1		AS . GEL , DALE , OF . OF TOCKHA A SWELLOO
et . sent , Dut . es . es regbut a erret mounte	188362		B1 - GET - MON - SE - SE TECHT FEIGHT THEE
#110# 7 #21#4 7 #110# 7 #15 7 #120# 7 #21#4 7 #110# 7 #17 7	3		471337 7 33604 7 TESON 7 MICON 7 48504 7
E. SETS. TOLES. SE. SE INCHLA SETSE SPRIES GINES A STATE A ST	',		ATE 1 TETCE & AMERICA & MOSONA & MOSON & STATE
Et . SETT , DAIE . WE . RE 1965M & STERT STRAES	ITTEAS		11101 7 TA 4731 7 11301 7
EID 3 EDIES CESES CESES 1013	4		1301 7 32504 7 TGSON 7 NICON 7 4ASON 7
# 100 7 EDIZE 5 MINOR 7 MANUAL S VEDOR 7 MINOR	3		TI . GET . GOOR . GET . GET GET TE TETET TITLE FEDERLY STORY A
EA . CEL . THE . MY . LINES & TRION & STREET	1 EE DOT		TIRRES ATAC 3 MIL 3 10-USE 3 ATSOR 3
ET - CET - APT - SE - SE LECCHT > ELSE ENTRE ET - CET - APT - SE - SE LECCHT > ELSE ENTRE ET - CET - APT -	1		12 de . de
20108 9 20208 9 TELOR 9 RECOR 9 44508 9	1		44 . 441 . 215 . 25 . 44 146244 3
EL . CEL . THE . ME . ME INCENT & STREET EDRIES	122227		** C FOCIT C SCHART C FOTIN
#1100 9 Tax138 9 #1304 9	'		Te et . Tita e al . BE 10001 J 10010 J
ADI 7 DOLOR 7 RESON 9 MICON 7 4ASON 7	• 3		Id . Gat. Tare, os. os 1965mt à 1001003 :88323
TI - GET ANI A	155704		1125 2 10725 2 VIDOS 2
#110# 7 TAMIDE 7 TIDOS 7	1		Po det. 1810, 8 1970 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 - 1810 -
#130# 7 #311# 7 #31# 7 #150# 7 #61 7 #31327 7 3380# 7 WESD# 7 #150# 7 #4150# 7	3		PATALE STOOP & LANCOR 1 SE . 180. 18 1 SECTION OF CITED OF LINE &
CALL A LING A LING A LING A LING A LINE E LINE E LINE E LINE E LINE A LI			PR. CAL. SIED , DE , DE CARSON SOLIE BOALE
#110# 7 #2114 7 \$158 7 #120# 7 120# 7	1		EION 7 EDITOR 7 ENTRAN 7 EISON 7 10704 7
ATTOM 7 MATO 7 MATO 7 MATO 7 MATO	1		#### Tite 9 mil 7 mil 7 7 mil 9 mil
100 7 0014 1 101 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 100 1 1	,		
81104 9 10413E 9 81304 9			MITOM 7 TE-4124 7 VIDON 7


MOTAL:	CONTACE	L APPREL	#11 . #11 6 9050ma & 901mi	MCOP , ADD , EA		10111:	CONTRUE	4 MISE	6 50mg .	811 FM4.	ACCP . AP	ta	
;		LAGLET	L :14-1 L 10:11	L serce L teeter		;	n	4 40147	6 DINLI	L NOSTA	ALAD L ALAD L NORCC L NORCC	LECTES	
′	Marr Dire	& secta	£ 101-01 £ 40111	, 11°1 , C1 , Z1		'		C MCCIA	& RCL-UI.	4 MOLIA		ca . ta	
1		: Kill	L ACSEMA 6 194	4 191ft 4 sects		1		C POINT	& WOSEME	£ 10344	S STAD	* *CC17	
;		1	C SCLESS C SOLE	Lari Ch . In Lariti Laccia Laccia Laccia Laccia Laccia Laccia Laccia		;	DAINCE LETTER	1 10101	& MOSTR	E MELIN	F POLICE	F. #0C1P	
71414:	CONTROL	6 Miles	, 111 111	. 1007 . 422 24		CHFEA:	CONTRUE	6 AM2001	. mi .	m	L MIAD L MIAD L NOTCE	1 . 24	
4		£ 5031	£ 145 £ 1017	L LEEDCA L LEEDCA L LIEUTCA L LIEUTCA L L LICET L LICET L L LICET L LICET	.41108	1		L BOSEF	4 LAS	6 MCSDJ	Line	15516	
,			F SCHOL F FOIL	e rester r rees		1		F #0C1#	F SCHART	F POTITE	L MORTON	. woc11	
	MANCE INSTR	C Pallet	E 52-1 . THE	. Dama . CE . DE 6 ELED . DECLE 6 E MOTO E LOCIEV 1 E MOTO E MOCIE		4	BARTH IFETCE	F POINT	6 MCSEME	\$ NOT-4	L ACACC L CACCC L CACCCC	Ph , E4	
1		L BOOMP	E PICAL E COST	L MORCE & LEGICY		,	AT . DAG .	F WOINE F WOINE F WOINE	& PINEL	6 MESEA	LACICE	VOCIS	
PCTEA:	CONTREE	6 4-2941	211 . 211	. MOCP . APR . PA		/ INCE:	CONTRUE	F TH5501	& ACLMUL	A MCLIM	MCCP . AD		
4	n , 100	£ 4014	L LID & MOPRE	L LAN & CLPLO		1	- 4	F WOLFE	L LAD	4 MORTH	i trat	CLPIC	
;		£ 121	L RESTR C MALE	L SEAT L CLFLO L L DAY L CLFLO L L DAY L CLFLO L L DAY C L 1CCCV		;	1000	L LDI	4 RELPUL	E MELLIN	L LAND L MOSEC L MOSEC	40011	
A:::	3345E 18573	£ 4-2561	115 . 210 L 104 . L THE	. PAMA . CR . DZ		,	MANCH LISTER	L 142901	4 NOSEMI	20 104	SAPT AL	22	
4		6 MOSEP	C TINEL E NOST	BAMA . OR . DZ E STAD E STAD E MM & MCLB E HOLCE & LCC E COMPAN & MCCB	2.00	1	pr out .	& MOSAP	& BOLAD	6 NOSDA	L NORCE	1122	
,	COSTAUL	L MOCTA	F PETHOL F POTI			,		·F CIT	FICTOR	F POLIN			
/	CONTROL	E BOIAT	6 SDML 6 TML	A READ A CINIO		,	CONTRUE .	F BOINE F THESE	4 HOSDMA	4 TP4	4 9145		
;		£ 101	4 DISSE & MOSE	L BERT L CALLEY L BERT L CALLEY L		1		L LDI	& DINET	& NOSTA	1 100 L 100	T FOCIS	
	MARCH IPATES	6 A-2301	110 . 110	. 81-7 . 100 . 24			BRANCH IFETCH	£ 142901	18 .	10 .		PS -, BZ	
4		L NOINE	C BOLLD C BOLL	EAMF ADD DE LEID DE LE		;		F HOTHE	E MOLID	L HORM	L VALUE L LPH L SECO L NOTICE	10:13	
,		F MOCIT	F BCT-27 F #011	2 4077CB & 10C13		COME	CONTAUL	F MOTO!	& MOSTE	E MOLIA	E MOFTER	F 20013	
ADCIAL	EJATADO	L ANZVEY	111 . 311 ver	ACOP ADD . IL		,	COLIECT	F HOINE	E HOSEMA	A THA	A AFAS	CLRIO	
1		6 40347 6 123	L DIANI C NOST	L DIAD . IA		1	40 - 10 1	L LDI	& DINNI	& NOSDA	A NOTICE	TCCTCA	
/	-	& AUCTA	6 ECTACT 6 POTTI				-	E AMZOOT	ta .	10 .	BA-7 . ES	ca . Dž	
1	14	L ACTAE	4 MOSTAL & MOSAL	L BIAD A NOCED		;		6 NOSA	& BOSDMA	4 HOSEM	E WRITE E WRITE E NORCE I	LCT	
;		L BOLLDI	E BOSTE & HVAM	AA-F . AED . DA L E SEA L E SE		1		F MOCIT	& BCLMUL	E MATHER	& MOFTER (. 40012	
SUBSAL	CONTRUE	£ 442981		. MCCP . AED . DA		etc:	EUNTHUS -	4 M2901	811 6 NOS DM	211 THA	E READ L LAM L MOSTCE	. 01	
1		1104 7	6 LID 6 40340	DATE A COLLET	. 1154	1	F . 16 .	L HOSEP-	L DINET	E MOSEA	L MORCE	TCCTCA	
,		Pecta	E SCHOOL & MOLI	AP 7 POLLCE 7 POCID	- 1	,	BRANCH STREET	E MOCIA	& BCLHUL	E MOTIN			
;	BLANCE IFETCH	L MASSE	4 935141 6 8014	RAMF . SUBR . Da i & READ i & READ i & LAM & ACCIB i & LORCC & POCCE i & ACCID i & ACC	40.01	1	3944CB 17ETCS	4 POINT	& MOSEMA	6 NO1111	E Lam	MOCLS .	
1		F POTAL	E MOSTE & MOST	F MORCE & MOLCE		',	45 , S14 1	& ROLDI	L RCLHUL	E MATMA	& MOFTER	NOC 13	
SPEEAS	CCATAUE	£ 4=236	211 , 211	. 8007 , ADD . DA		SVPI	CONTRUE	L 142961	211 4 805 7mi	R11 .	100P . AD	21	
;		F #C31	A LIAD & WCAM	. NOOP . ADD . DA £ READ H £ PAM £ CLBLO. A £ BORCC £ LCCLC? B £ BOFFCR £ BOCID		1		L HOSEP	E DINSI	4 NOSEL	E NOTER	CIRLO	
,		F POCIT	F BCT-GT E BCTI	3 6 MOFFER & MOCIS		,		E MOCTA	I ACTUAL	F MOLIN	L HOFFICE .	. 40013	
1.	BRANCE IFETCE	4 MASSO	4 NOSEME 6 NOTH	L L SILD L L SILD L L SILD L L SILD L L SILC L MOLE L L SILC L MOLE L MOTER L CIS		;	Shasen lysten	F HOLKE	L MOSDMA	T POS-M.	L VALTE	HOCLE"	
7		6 MOLDI	E DIREL & NOSD	A & BORCE & MOLCE	.41-0.	;	n . F	F SALMT	E NOSTR	C MATMAS	A HOTTER	MOCI)	
ARTIA:	CCATAGE	F 14559	A RCLAUL & BOLI	. MOOP . APD . DA	1	25U314:	CONTRUE .	£ 145001	ni.	M1.	MOCP . ADI	. DA	
1	11	F POINT	6 140 6 HOLM	, BOOP AED . DA L ETAD L LIMM L CLELO L LORCE L LCCLCY L BOFTER L BOCIB	114531	1		L HOSA	E LAD	6 NOSEL	E MOTES	CIRLO	•
;		L LDI	£ 80178 £ MULT) L SOFTER & SOCIA		,	11 , 121	F MOCIT	E MOSTE	F HOTIM	& MOTTER	F FOCIS	
٧,	BRANCH IFFECE	E 442961	118 . 118 4 MCSDM4 4 MOTH	, BAMT , AND , DA A CATAD A LAMA LACCED A LACCE LICT A LACCED LACCED		;	MARCH IFETCH	F HOIRE	L HOSLMI	E NOVHI	E ROPTCE	L MOCES	
1		L ACSUP	4 DINKL 4 NOSD	A & MORCE & LCT	.95165	1	e. a.	F MOTOL	& DINEL	T HOSET	& MOFTER	MCTCC	
,	CONTACT	L SOCIA	E SCHOL E SOLI			PTRAM-:	CONTROL :	F TH5881	DO .	NOLIA	RANT , SE	. 23	
,	CONTROL	E HOLE	6 1047 . TAT	A LITTO & CLAIG		1		F POTAL	& HOSEMA	E NOTHE	L STAD L LAM L MOSEC L MOSEC	HOCLS	
;	1.44	L LDI	A RESTR & MYAM	, BCCP , ABD , DA L BILD		1	47 . 932	E MOLDI	E ROSTA	& RDAD	E MOLICE	. MOC13	
	DRANCE LEETER	6 M2981	210 116 116	. BAM7 . OR . DA		HOUTE	BANCE IFETCE	6 MOINT	& KOSTHÁ	10 m	E MATE	. 23	
;	De tree	£ 24	6 DISEL 6 1057	EAMY OR DA		;	Li , cfi	F MOIDI	E MOLED	6 NOSDA 6 PSAS	L MORCE	F FCCTCA	
;		F MOUDI	4 MCT-AT 4 POTT	F & SCPTCK & SOCIE		/	CONTRACT	4 MOCIA			RAPA . AD		
								-		,			

							•					
1		E HOIME E HOSEP E LDI E CIA	E SOME E WHE E HODIN E HOSDE E NOSTE E RESE E ROLLING E HOLIN	P MOLLCR P MOCIR P MORCC P TCCFC. P TWW T POCES		1		6 9011 6 9031 6 90349 6 151	6 LLD 6 LGD 6 HGD18 6 HGS18 6 HGS18	6 9017M 6 9017M 6 90171 6 9515 6 90119	6 IPM E HOCE 6 HOTCE & LCCL 6 HOTCE & LCCL	
Male:	MANCE INSTCE	L MOSVP L MOSVP L MOSVP L MOSIA	L HOSDMA C HOTMA E HOLED E HOSDA E DINEE E HOSDA E HOSTR E RESD E RELMUL E HOLEH	E MORCE & LOCID E MORCE & LOCID E MORCE & LOCID		ABCIO:	MARCE ITETES	L 10111 L 10111 L 10101 L 10101 L 10101	6 SOSTRI 6 SOSTR 6 DISTL 6 POSTR 6 RELIGIE	E 10174 E 10174 E 10174 E 10175 E 10175	E MOTECE & CID	3
M11-1:	CONTRIPE	L MOSET L MOSE	A BOSDMA & WAA 4 HOSDMA & WAA 4 LAD & BOSDMA 5 KOSTR & BSTS 6 KOSTR & BSTS 6 KCHUL & BOLIB	E BEAD . E E BEAD . E E HONCE & LCCLE E NOTES & SOCIE		**************************************	CONTROL	£ 10111 £ 1011 £ 1031 £ 1034P £ 101	6 115 6 105 Drd 6 115 6 105 TE 6 105 TE	E 10174 E 10174 E 10174 E 10174	E 1715 6 1715 6 1716 6 1717 6 1717	14 27
1			L SDML & THA L LAD & BORMM L DINEL & FOSDA E NOSTE & MYANYS E RCLMUE & NOLIN	E LIAN & BOCLS & BURCC & LOCALS & BOTCE & BOCLS		1	MARCE ADCIS	6 HOTEL 6 HOTEL 6 HOTEL 6 HOTEL 6 HOTEL	4 SDA4	E THA	L FILE E BOCK & WORCE & LCCL & BOTTCE & BCCI)
Marin.	CONTAUE	E MODIAL E MODIAL E MODIA E MOSVP E LDI	E BOLHUL E HOLIN	E LAN & HOCLS & MORCE & LCCCCC & HOCCCC & LCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC		ADCZB:	CONTROL	£ 442981 £ 1031 £ 1031 £ 1031	215 6 105 344 6 113 6 105 11 6 105 11	119 . 1 ma 1 solan 1 sola 1 sola	6 8715 6 8715 6 8716 6 87162 6 1661 6 807761 6 8061	1A CT
1	JETHCE HANTH	E AMESONS E NOSA E NOSA E NOSA E NOSA E LDI	E SOMA & TMA 6 SOMA & TMA 6 LAD & KODMM 6 DIREL & BOSEA 6 AGSTR & ASED 6 RCLMUL & BOLIN	A STATE A DOM A MOCKE A DOM A MOCKE A DOM A MOCKE A DOM A MOCKE A MOTTOR A MOCKE		4	111101 13011	E AMESON E BOINT E BOSEP E LDI	6 504 6 145 6 5181 6 50578	6 TM4 6 POLYM	L BEAD	r :
MCTM-E:	CONTRUE	L MOCIA L M2981 L MOIPE L MOSEP L MOSEP	RE RELIMIT & HOLIN RE R	EAML . ADD . IN 6 READ & SOCIE 6 LOWN & SOCIE 6 ADDRC & LOCACIE 6 ADDRC & LOCACIE	31-481	\$02m-11	CONTROL	6 1011 6 1011 6 1011 6 10577 6 101	E SDMA E LAD E SCOIR E SCOIR	6 THE 6 BOSTA 6 BOSTA 6 BOSTA 6 BOSTA	E STEE . ADD . E STEE . E STEE . A STEE	# ************************************
MOTIE:	MARCE LYETCE	E AMEDEL E AMEDEL E BOSEP	E BCLPUL & HOLIN L ACSDPL & ROPPE L ACSAD & ROPPE L ACSAD & ROPPE L ACSAD & ROPPE L ROSTR & RSEL L RCLPUL & RCLIN	L MF . OR . DI	renears	SUPIN	Breet itace	E 142501 E 10181 E 10181	L SCSEME L SCLAD L DIVIL L SOSTA	20 mi 6 morni 6 morni 6 morni 6 morni 6 morni 6 morni 6 morni	E DOT E WOLL E DOT E WOLL E DOTE E BOLC E BOTTCE E BOLC	
MCTI-21	CONTRUE	L MOCIA L MOCIA L MOSAP L MOSAP L MOSAP L MOSAP	RE RESIDENT & MOLIN RE RESIDENT & THAT & LAD & ADDRES & MODIN & ACSEA & NOSTR & RESES & RELAUL & MOLIN	E ATAD . ZO E ATAD E LIPH & MOCES & NOICE & LOCALES	: I-10.1	5031-21	CONTRUE	6 1031 6 1031 6 1031 6 1031 6 1031	E HOSDRA	20	E MAN & MOCE & MAN & MOCE & MOCE & LICE & MOTICE & MOCE	n P
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	BEARCE HOTEL	E CIA L 1H2981 L HOINE L HODA L HOSEP	SECURIL E ROLLE SE . 26	E LORGE & LCCLET	. ;	, ,	nad mi	L 182981 C 80142 E 8014 E 80547 E LDI	SSMI LID C DIEST C BOSTE	E 10121 6 10171 6 10171	E MAR E BOCK E MAR E BOCK E MORCE E LCCI E MORCE E BOCK) 1 1
MOTIE:	CONTROL	E MESON E MESON E MOSAL E MOSAL E MOSAL	ERCHUL & MOLIN BIS . BIS	E BEAD . 2' E BEAD . LOCIS E MORCE E LECLES E MORTER E MOCIS	22-1-4	SUBIRI	CONTROL	£ 42901 £ 80181 £ 80347 £ 101 £ CIA	E BOSTA E BOSTA E BOSTA E BOSTA	6 THA 6 HOARM 6 HOSTA 6 HOLIN	E MORCE E MOCE E MORCE E LCCI	14 67
1	MANCE MOYIE	E 1011 E 1011 E 1011 E 1011	4 SIMI E THE 6 SIMI E THE 6 DIRECT E SOUTH 6 DIRECT E SOUTH 6 POSTE E BEEP 6 RELAUL E BOLIA	E DOR & ROCES & BORCE & LOCLEY & BORCE & LOCLEY & BORCE & BORCE		1)MICE 50318	E AMEDOI 6 HOLL 6 HO	6 SD-4 6 143 6 3181 6 80511 6 80511	E #01#R 6 #05#R 6 #05#R 6 #05#B 6 #05#B	E SORCE E LOCE E SORCE E LOCE E SORCE E LOCE	1
133M-R:	COPARAT	4 AM2901 6 MOINX 6 MOINX 6 MOINY 6 MOINY	20 . 20 . 1 6 Spmi & VMI 6 Lip & KORMM 6 MODIN & MOSDI 6 MOSTN & ROSDI 6 ROLLWIR & BOLIN	L STAD . ZA L STAD . ZA L STAD & MOCLD L MONCO & ICCION & MOTTOR & MOCID		102CF-21	CONTEUE	L MOTOP L MOTOP L MOTOP L MOTOP	E SDMA E LAD E SCOIR E SCOIR E SCOIR E SCOIR	E TMA E HORM E HOSDI E HOSDI E HOLIN	EARL ADD . 6 MM 6 MOCL 6 MCTCC 6 LCCS 6 MCTCC 6 LCCS	11 67
ADDING		L MOINE L MOINE L MOSUP L MOIDI	L HOSPHI & BOTHI 6 HOLAD & BOTHI 6 DINEL & RUSER 6 HUSTR & ADAD	L BELD . BOCES L LPM & SUCES L MORTCE & MOLES L MORTCE & MOCES	•	SUBCINI	BUSCE LEECE	F POCIT	E POSTME E ACLED E DINEL E POSTR E ECLAUL	E BOTHI E BOTHI E BOSTA E BIED E BOLIN	E DAY E SCEL E MAY E SCEL E MCRCC E SOLO E SORTCE E CID	
**************************************	CONTAUL	L HOTER HOSEP L HOSEP	4 MOSTH & THA 6 LAD & MOSTH 6 KODIM & MOSTA 6 MOSTR & RSES	L BTAD L LMM L MOCLE L MORCE L LCCICY L MOFTER & MOCIE	•	SUSCI-2:	CONTROL	MOINE MOINE MOINE MOSAL AOSAL LDI CIA	L HOSTILL HOSTILL HOSTILL	E THA E SORTH E ROSEL E RESES E ROLLE	ALPA . ADD . 6 BEAD 6 FOR E 6 STREE 6 SOCI 6 BOSTOR 6 SOCI	11 CT
***	SEANCE ADDIN	E MOSAS E MOSAS E MOSAS	E LEGIOL E POLIA L SDMA E THI L LAD E BORM E DINEL E MOSTA E MOSTA E MUMMES E RCLMUL E POLIA	OOP OR . DE		***	Merce sencia	POCIT PCIAL PCIAL PCIAL PCIAL PCIAL	E SDILL E DIESE E DOSTR E ROSTR	L MATERIAL	L MIAD L MCCI	8
ADDZE	CONTRUE 1	L AMESSE L NOINE L NOINE L NOSVP	RIS . RIS . R E ROSDMA & THA 6 LID & ROSDM 6 ROSDM & ROSDA 4 ROSTR & MYAMWS 6 RCLMUL & BOLIN	AMA . ADD . ZA & BEAD & MOCES & MORCO & LCCLOT & MOTICE & MOCES		,	CONTRACT	ACTAL BOSEP LDI CIA	L POSDMA L LAD L CODIN L POSTR L RELAGE	# 1011k	L DEAD C SOCI L NOACC C LCC L NOACC C LCC	11
	BRANCE ADDIE	MOTHE MOSAL MOSAL MOSAL	E SCHUL C NOLIN E SCHA E FMA 6 LINE E ROXMM 6 DIREL E ROSDA E ROSTR E RSSS 6 RCLMUS E NOLIN	COP . ADD . EA	}	1	March Swich	POCLY POCAL POTAL POTAL POTAL	E SOMA 6 LID 6 DIATE 6 DIATE 6 DIATE 6 DIATE	4 1545 4 1545 4 1545	L MM L MCC L MM L MCC L MARCE L LCC L MORTER L MCC	13
#BONVET	COMMUNE .	L AH2961	E RELMIE & HOLIS	AMA . 450 . ZA	185597	4 PM-8:	CONTRUE :	M2961	C SPUL	, 1MT.	4 3513 ·	14

;		C CIA .	F RETAIN F PC				}	1011						
ME:41	BRANCH IPETCS	6 0018E	1 103174 1 10 1 103174 1 10 1 1031 1 10 1 1031 1 10 1 10170 1 10	mi 4 sesi set im 4 sesi 4 ses 4 sesic 4 st 4 sesics 6	. Da 1C: 1C:	191249	Captar (MANCE 1787CE	L MCINE L MCINE L MCINE L MCINE L MCINE	6 2051-1 6 2051-1 6 21121 6 21121 6 20578	L MONTH	A REPCE &	ACLES ACLES	
A-11-11	COTACE	£ 142001 £ 1011 £ 1034 £ 10347 £ 101	4 acstru 6 to 6 100 10 acstru 6 10	TIPE . ADD	SCCLP 1CCLCT SCCLP		COPI-BI	COTATA	L AMIGGO L MOINE L MODA L MCSVP	E HOSEMA E LAD E ACDIN E HOSTA E BOSTA	1 TRA .	L BEAF L DET L SEECE L L SOFTER L	. ZA SCCLB LCCLC1 SCCLE1	
{	Birce testis	£ 142901 £ 8018E £ 8018 £ 8018F £ 8018F	10 . 10 6 100 6 10 6 110 6 10 6 110 6 10	. BCCP . OR MA E STAD IPM E LPM E SDA E BORCC E IPM E BOFTCE E	. BE LCCLEF ECCIB	1	4	MANCE CHPIN				L SEAD	LCCLP	
AMERICA (CONTINCE	4 107361 4 10731 4 10731 4 10731 6 10731	#15 . #15 4 105tml 4 . 0 6 110 6 00 6 80210 6 00 5 80210 6 00	. Bara . 182 1	LOCALS LCCLCT		COLL	CCATHUE	F #034 F #034 F #01#E	A SCIPMA E 140 E 140 E 140 IN	E SCHE	BAPA . AEB L BPAD L IMP A L ACACC & L MOTTCH L	. ZA NOCEB LCCLCT NCCIB	
, {	Marca artir	E 4H2001 E 30101 E 30101 E 30307 E 101	6 5 Pus 6 10 6 5 Pus 6 10 6 10 Pt 6 10 6 10 Pt 6 10 6 10 Pt 6 10	. SCCP . ADD - A E BLAD APPL & SCECE & 95 & SOFTCE & 108	EOCLS ICCLCT		•	MANCE CHES	F MESOT THESOT		T WAY	A STAD		
icea:	CCOTAUE	£ 402901 £ 4034 £ 8034 £ 8034	6 504 6 10 6 504 6 10 6 1021 6 10 6 1021 6 10	. BA"A . ABE MA E SPAD AMM & LMM & SDA & ACLEC & AS & MOTTER & LIA	NOCLE LCCLCY BOCIS		, 353M-2:			P Trough	F MOLIE	EPI 100 E READ E LONG E E ROYTER E		
IGNIBI	Marca 1717CE	£ 492601 £ 80182 £ 94 £ 46587 £ 86101	6 1031 6 10 6 1031 6 10 6 1031 6 10	BAM7 . OB THE E STAD THE E STAD THE E STATE E TO E SCOTTER E LIE	. DA AOCLE ICT MOCIE	- tur	, sommer	Marca IFETCA	E AMZ981 E BOINE E BOINE E BOINE	E BOSDMA E BOSDMA E BOSDMA E BOSDMA E BOSDMA E BOSDMA E BOSDMA	l'acred	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ACCLE ACCLE ACCLE	
1081-1:	CONTACE	6 10111 6 1011 6 1011 6 1011	4 105 PM 6 10 6 105 PM 6 10 6 105 TB 6 10 6 105 TB 6 15	. Bart , ath 44 6 Bild 1974 6 LPH 6 1984 6 BCBCC 6 1984 6 BCBCC 6 1985 6 BOFTCE 6	. 24 AOCLS LCCLCF BOCIS	Letter :	pii-n	CONTAUE	6 AMZORI 6 NOTHE 6 NOTE 6 NOTE 6 NOTE 6 NOTE 6 NOTE 6 NOTE 7 NOTE 8 NOTE	4 POSPHI 4 POSPHI 6 POSTR	1 105 F1	Bara . ADD L Brad L DHH L L MORCC L L MCFTCH L	. ZA BOCLS LCCLCY BCCIS	4- :
))))))))	£ ##2001 £ #C16E £ #011 £ #050P	E STORE E NO.	, MOCT , OR MA & MIAD APPR & LPA L SOR & MORCC & APPR & MORTCE & LIE	. DZ POCLS ICCLCY POCIS			DIACE MUSIC	6 AM2981 6 MOINT 6 MOINT 6 MOSHP 6 LDI	E SOMA .	F MATERIAL F MOTION CO.	L READ L READ L LPM L L MORCE L L MORCE L	. SE SCCLS LCCLCT	
ler m.	CONTRUE	E #12981 6 80186 6 80389 6 80389	815 , 215 6 x052mi 6 yr 6 1a5 6 x0 6 x071# 6 x0 6 x071# 6 x0	. BIML . 188 44 6 BEID 174 6 DOTE 6 174 6 DOTE 6 175 6 DOTE 6 178 6 DOTE 6	DOCLS LCCLEY BOCIE		Panist.	CCATHUE	477961 6 80181 6 8081 6 8084 6 101	215 6 00574 6 140 6 140 6 10018 6 10018	AID	BAMA . ADD L READ L DAM & L ROUCE & L ROTTER &	. ZA ************************************	4:
1	Black leads	6 10141 6 10141 6 1014 6 1014 6 1014	6 5 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1007 APE 14 6 BEAS 15 6 BEAS 15 6 BESEC 6 15 6 BESEC 6	. BA SCCLB SCCLB SCCLB			3347CS \$20310	L AMZONI L BOIRE L BOSEP L BOSEP L DI	4 SDMA	20 MA. 6 WHA. 6 MOTHM 6 MOTHM 6 MOTHM 6 MOTHM	E READ L AND	. DA HOCLB LCCLCY HOCIS	
1017-12	COLTACE	£ 1200 £ 101#£ £ 16347 £ 151	6 110 6 10 6 120 6 10 6 10018 6 10 6 10018 6 10	#474 . 100 m4 6 3810 mm 6 Lmm 6 584 6 80100 6 15 6 807108 6	. IA 100107 100118		THOMBS:	CONTRUE	& AM2981 & MOINE & NOBA & NCSUP & LDI	50 6 HO3DPA 6 140 6 HC316 6 HC316	1 T-4 6 101 MM 6 103 M3 6 103 M3	BAPA . ADD 4 READ 6 LPH 4 6 ACRCC 6 6 HOPTCH 6	. ZA WGCIB LCCICY WGCIB	
103151	Seasts 1727CF	6 MC105 6 MC105 6 MC101 6 MC101	1 34 1011 1 6 10 1 1011 1 6 10 1 1011 1 6 10 1 1011 1 6 10 1 1011 1 6 10	THE 6 NOTES 6	10013 LC7 FOC13	Attent :	INCOUTE	MANCE IFFEE	L 4H2961 L NOINE L NOINE L NOINE	E BOSSMI L BOSSMI L BOSSMI L BOSSMI L BOSSMI	THA.	CARTE LICACE L ADOTES 6	LCCLP LCT LCT	
1011-91	CLATALE	6 M236 6 MC ME 6 M014 6 M0557 6 LD 6 CTA	1 BP . B0 6 hosdma 6 T 6 lab 6 ho 6 willin 6 ho 6 millin 6 ho 6 millin 6 ho	BAPA ABE A 6 PEAD APP 6 LPP 6 A 6 MOSCC 6 A 6 MOSTCE 6	LCCLET LCCLET]001-B1	CCATAGE	AMPESI A NOINT A NOINT A NOINT A NOINT	A NOSEMA LAD LADIN	1 TM1	BAPA ADD L STAD L LMM L L NCBCC & S NOTICE &	. 14 10013 100161	4.
	SEARCE MEIN	£ 10101 £ 1011 £ 10109 £ 101 £ 101	6 50ma 6 7 6 140 6 10 6 10071 6 10 6 20172 6 10	"B & BIAD CE STORE & BALFTCK & LIE	VCCLS LCCLCT	i	1	WITCH INCOM.	F 1014 F 1014 F 1014 F 1014	E HOSDMA	THE STATE OF THE S	L DA L L DA L L DA L L DA L L DA L L DA L	BOCLE LCCLCT BOCLE	
109281	CELTRUE	6 M200 6 MC101 6 MC101 6 MC107 6 MC107	1 215 , 215 6 805 Dru 6 1 6 140 6 80 6 800 18 6 80 4 800 18 6 70 4 200 18 6 70	. BAPA . ADI ME & BIAD AMM & LPM' 6 SEA & MODEC 6 APPS & ACSTER 6 LIN	HOCES LCCLCT		nem.	CONTEST	6 4M2081 6 80142 6 8054 6 80549 6 101	#15 # HOSEMA # HOSEMA	115 4 10144 4 10151 4 10151 4 10151	BAPA . 188 4 BAB 4 BORCE & 4 BORCE &	NOCLP LCCLCT NOCIS	10
	mvca telin	6 1031 6 1031 6 1031 6 1031	1 20 . 00 6 50-0	" 6 BEAD 39M 6 LPM 6 SEA 6 BURCE 6	SCC13		•	BRANCE INCOUT	£ 2012 £ 2012 £ 2012 £ 2014 £ 2014 £ 2014	4 BOSDMA 6 LAD 6 DIRBL 6 BOSTR 6 BOLDMIL	# ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### * ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ####	HCCP . ADD 6 BCAD 6 LPT 4 6 HONCC 6 6 HCFTCH 1	YCCLB LCCLET ECCLET	
/ CM7H-1: /		4 M250	May 1	MS, 2747 1 131	, 14		BECHEI	CONTRUE	F 8018E	L'icsoni	l' 144	F SET 100	. 24	è

;		-	HOSAP LDI HOCIA	:	LAD HODIN HOSTE BCLMUL	:	HOSDA HOSDA HSBS KOLIN		LMM NORCE POFICE	:	LCC:	10
120031	MANCE IFETCE	ţ	A#2981	,			٠	24	7	,	ι.	32
1		4444	AMEDIA NOTA NOTA NOCIA		MOSEMA MOLAD DINNEL MOSTR BCLMUL				VELTE LAM LOZCE BOTTE		100 100	
itel-11	CCATAUR	44444	APIGOTA NOTAL NOTAL NOTAL LDI CIA		MOSEMA LAD MODES MOSTA ACLMUL		MOSHA ACSDA ACSDA ACSDA		MIAD LAM LORCE MOTTE	120	LCC LCC	IA LCT
	MANCE PECOUT	-	****	٠,						2	٠.	B1 .
, , , ,	CONTANE	********	APPOST ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA A ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA A ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA ACCIA A		BCSDMA LAD DINKL ROSTP RCLMUL 15 HOSDMA LAD LAD LAD LAD LAD LAD LAD LAD LAD LA		BOLIS BOLIS BOLIS	144	ATAD	LDD	100 100 100	ZA
;		Ē	ACSEP	ī	4C214	ě	ACSDA	Ē	MOLTE	. :	100	LCT
,		Ē		ï	ICHIL	ì	POLIS					
1	Marca tron.	*****	AMENGIA NOTA NOTA NOTA NOTA NOTA NOTA		BOSEMA LAD DIWEL ACSTE BCLMGL	****	PCTIF	10	EFAD LMM ECSCC BOTTCI		LCCI	
COVA	CCBINCE .	ŧ	AM2GEL		DOSDMA	:	• 174.	**	BEAD !	LDD	•	ZA
,		-	ACTA ACTA ACCTA	-	HOSTE HOSTE HOSTE HOSTE	-			BEAD LAM BOJCC BOJCC			
CONCELL	BRANCE IFETCE	;	MINE	٤	Mosoni	ž	THE.	ų	Varia!	:IA	or .	DZ
}		į	AMZGET BOINE MODA MOSUP BOLDI BOCIA	-	BOSTP BCLMUL	-	ACSDA RDSD RDSD RDSD		VEITE LAM BORCE BOTTE			
(011-2:	CONTACE	ŧ	AM2981		HOSDMA	:	174	*2	ALLO "	LDD		24
ton1-2:		-	CIA FOIRE FOIRE FOIRE	-	RCTWAT		BO1 12		BEAD LHH NORCC BOTTCI			
;	MANCE COMOUT	44444	MOSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL POSAL	-	BOSDMA LAD DINNL BOSTR BCLAUL		BOLIK		ACRCC HOPTCI		FOC:	
COMER:	CONTAUL	4	AM2281 HOTA HOSSP LDI CIA		MOSEMA LAD ACCIA MOSTA BCLMUL	*****	HOTIM HOTIM HOTIM		ELAD LAM RORCC BOJTCI		#OC!	
;	MANCY CONCUT		AP2901 ACTA ACTA ACTAP LDI BOCIA	į	MOSDMA LAD DINEL MOSTR ACLMUL	110000	POLIM	٠	ETAD LPM MORCE MORTEN		HOC I	
() ()	CONTRLE		MASSOT BOSAL PORT PORT PORT PORT PORT PORT PORT PORT		RCLMUL	ŧ	POI 1P	٠	PEAD PORCE PORCE		1001 1001	24 2,
AECUT:	BRANCE INCHES	į	AM2541	ċ	eosori	ľ	174.	æ	Zatiti"	v»:	•	
,		į	AM25J1 NOTEL NOTA NCSVP NOLDI CIA		ROSDYI NOLAD DINYL NOSTR RCLMUL	•	BOLIE		A LITE LAM BERCE BETTER		#CTC	·
#161-#: / / /	BUATADE	44444	APZGOT NOTHE NCBA HOSEP LDI CIA	į	HOS DMA LAD KCD IA HOS TR RCLMUL	-	MOLIK		By 45 LMM ACTCC BOTTCE		MCCT TCCT	
;	STANCE MISCUT	44444	MOCIT MOINE MOINE MOINE MOINE	-			RCLIB		P . C BIAD LMM BOLCC BOTICE	ţ	100L 100L	3
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	CONTRUE	44444	AMESSAL MOSAL MOSAL TOTA TOTA TOTA TOTA		HOSDMA LAD HODIH HOSTR BCLMUL		BOLID			į	MCCL LCCL	ř
!	BRANCH MEGOUT		POCIT POINT POINT POINT PURCH	£	ECTHAIT	٤	MITOM			ŧ	FCCT FCCT	ľ
\$ V7M2 .	COMPANY	į	AMESSE AGEA BOZA	;	NOSDMA LAC	;	TMA	į	ES AD	£	#0C1	

,			#C245			6218			A051			10	ıcc		LC	CLCT
' ,			131			CSTR	- 6		2512		ī	10	PTC		P.C	(13
,		ī	POCIT	ī	3	CUT			BCLI							
	-		4-2941				. :				74	7	. 0	12		. 31
,						CS DM			141		٠	*1	ITE			
,		٤	1031	٤		CLID	•		1037	71	٠	ν.		٠	PC TC	
,		6	STIEL	٠	,	6510	٠		ecs:	•	٠	25	PEC			
,			10104	٠	•	22.15	٠,				٠				•	•••
,		٤	BCCIA	٠	,											
	CCMTNUE	6	L12301		20		. :				w	4		133		. 24
,			PCIRE	£		CSDM	4 6		141		٠	3.2	.,			412
,		٤	R034		ı	40		٠	1035		٠	4	ic:			ie,
,			#C2A5	٠	٠	2215			1531			2:	rici	. :	**	
,		٠	LDI	٠	:	CUG	. :	٠			•	**	,,,,,	• •		
,		r	CIA	٠	•											
	BRANCE SUPOUT		JA 25-01		20		. :	10			mC:	:7				. 12
,			ACIDA	٤		CSSM			TAI		٤	31	45			
,		4	BCSA	٠		11	- 4		1025		٠	v	۸		90	LL.
;		Ĺ	SCSVP	٤	ı	INSL			MY L		٠	•2	200	٠	ıc	LET
,			101	٤		2573			WAT.				77.61		PC.	
,		6	POCIA	٠	2	CIVE			ecr:	۰						
SVIII:	CCATAUE		M2981			5	. 1	11	•		24	-1				. 14
		Ĩ.	MAICE	6		CS IP.										
,		í	BC31	6	1	13	•					7	٠	٠	10	LI.
,			FOZAL	٤		CDIB			PESS	٠.	٠	10	300	٠.	10	LLCT
,		6	LDI	L		5572	٠		MAIL	71		32	1151			
,		£	CIA		1	Cha		٠	90L1							
	SEALCH SUPCET		442581		20		. 1				=C	CP		133		. 34
			ROINE			CSIM	4	L	17/		6	27	13			
,		í	HOTA		ı	40	-		HC)	•	٠	27	ā.,		=0	CLCT
,		6	POZAL		9	: BEL	•		NCS:		٠	»C	TTC	. •	- 25	. LCT
;			LDI	"	•	25 72			15.			×	776			
,		٤	BOCIA	٤	1	CUNT		Ŀ	BCLI							
111																





Chapter IX
Super Sixteen



INTRODUCTION

The AMD 16-Bit Computer design is an example of a high-speed microprocessor system which takes full advantage of AMO's AM250 Family of Bipotar microprocessor circuits to provide an economical, high performance, self-contained 16-bit computer. It was designed to demonstrate the principles of a microprogrammed system.

This design is intended to show some of the techniques used to achieve high performance. This includes pipelining at the micro-program level as well as pipelining at the macro or machine instruction program level. A powerful instruction set is demonstrated which allows the user to write efficient programs in a minimum amount of time.

One of the unique features of the design is that in addition to using the high performance Am2900 Bipolar microprocessor family, it takes advantage of the MOS peripherats normally associated with MOS microprocessors. These are used to perform the stower functions, particularly in the UO interface area.

SYSTEM ORGANIZATION

The 16-Bit Computer is designed to perform in a system environment as shown in Figure 1. The system consists of a central processing unit (the 16-Bit Computer), memory units, 100 units (penpheral controllers), and a bus controller. These units communicate over the system bus consisting of a 16-bit wide address bus, 16-bit wide bi-directional data bus, and a control bus. The control bus is a collection of signals that include the memory and 10 interface controls and the interrupt request lines.

This organization allows systems to be configured with more than one CPU and multiple memory and I/O units. The bus controller arbitrates requests for bus use from the CPU's or I/O units that require DMA transfers.

This application note concentrates on the design of the CPU portion of the system.

INSTRUCTIONS

An instruction is either one or two 16-bit words in length and must be located in main memory an an integral word boundary. The left most eight bits of the instruction is always the operation code, followed by two, 4-bit register designation fields (Figure 2). The 16-bit (one word) instruction is always this format. The 32-bit (two words) instruction has the first (left most) word exactly like the 16-bit instruction. The second word of the 32-bit instruction is always full 16-bit value (d) which acts as a memory reference address or an immediate value (Figure 3). This architecturally simple instruction format becomes very powerful when implemented on a microprogrammed machine.

The 8-bit opcode provides for 256 primary instructions, which is usually more than enough for most general purpose computers. The 4-bit register fields (R₁ and R₂) each designate one of the sixteen. 16-bit registers (R₂, R₃, B₂). Depending upon the operation, each register can act as either an accumulator for anithmetic and logic operations, or an index register in modulo address anithmetic. On operations where the result is placed in a register, the R₁ field depots the destination register and R₂ (or R₂ + d) is, or points to the source fleel (in main memory. On operations where the




Figure 1. System Organization.




Figure 2. 16-Bit Instruction (RR, RS, SS).

result is transferred from a register to memory, the R, field depicts the source register and R₂ (or R₂+d) points to the destination memory location. Memory to memory transfers will have R, as the source pointer and R, as the destination pointer. Even through the R, and R, fields are architecturally wired to the Am2003 register address inputs, variations of the source/destination assignment may be implemented via microcode.

The complete defined standard instruction set is given in Table 1. This is a typical "machine level" instruction set. It allows manipu-




Figure 3. 32-Bit Instruction (RX, RSI).

Table 1. 16-Bit Computer Instruction Summary Mnemonic Instruction Format.

	INT LOAD/STORE INSTR				ED INSTRUCTIONS	Se at GM
	LOAD	RR, RS, SS, RX, RSI		TR	TRANSLATE	RR .
ST	STORE	RS, RX	71.927113	TRT	TRANSLATE AND TEST	RR
EIYED PO	INT ARITHMETIC INSTRU	CTIONS		MVCL	MOVE LONG	RR ·
				CLCL	COMPARE LONG	RR
ADD	ADD	RR, RS, SS, RX, RSI		EXEC	EXECUTE	RX
ADC	ADD WITH CARRY	RR, RX		DA	DECIMAL ADD	RR. RX
	SUBTRACT	AR, RS, SS, RX, RSI		DS	DECIMAL SUBTRACT	
SBC	SUBTRACT WITH			DI	DECREMENT INDEXES	
	CARRY	RR. RX				
AND	AND	RR, RS, SS, RX, RSI		SHIFT/R	OTATE S. C. A. C. SI PIGO	11.
	OR	RR, RS, SS, RX, RSI	自用的证	SRL	SHIFT RIGHT LOGICAL	RX, RS
	XOR			SRA	SHIFT RIGHT	na, na
	TEST IMMEDIATE	RR, RS, SS. RX, RSI	name of the	SHA		RX. RS
		RSI	1		ARITHMETIC	
	COMPARE	RR, RS, SS, RX, RSI	to go at a	RR	ROTATE RIGHT	RX, RS
	COMPARE LOGICAL	RR, RS, SS, RX, RSI		SLL	SHIFT LEFT LOGICAL	RX, RS
	MULTIPLY	RR, RX		RL	ROTATE LEFT	RX, RS
	MULTIPLY UNSIGNED	RR, RX		SRDL	SHIFT RIGHT DOUBLE	
DIV '	DIVIDE	RR, RX			LOGICAL	RX, RS
COMP	ONES COMPLEMENT	RR, RS, SS, RX, RSI		SRDA .	SHIFT RIGHT DOUBLE	
DVTF I''	TOU O TION O				ARITHMETIC	RX. RS
DTIEINS	TRUCTIONS			SLDL	SHIFT LEFT DOUBLE	
LDB	LOAD BYTE	RR, RX, RSI			LOGICAL	RX. RS
	INSERT CHARACTER	RR, RX, RSI		SLDA	SHIFT LEFT DOUBLE	.17, 110
	STORE BYTE	RR, RX, RSI		OLUA	ARITHMETIC	RX, RS
	EXCHANGE	RR, RX, RSI		000		
	BYTE SWAP			RRD	ROTATE RIGHT DOUBLE	
	COMPARE LOGICAL	RR, RX		RLD	ROTATE LEFT DOUBLE	RX, RS
CLB				NO INSTI	RUCTIONS	
	BYTE	RR, RS, RX, RSI				
	AND BYTE	RR, RS, RX, RSI		IN	INPUT WORD	RR, RX
	OR BYTE	RR, RS, RX, RSI		INB	INPUT BYTE	RR, RX
XORB :	XOR BYTE	RR, RS, RX, RSI		OUT	OUTPUT WORD	RR, RX
CVCTCM I	NSTRUCTIONS	1	1 1/4	OUTB	OUTPUT BYTE	RR, RX
LPSW	LOAD PROGRAM -		1 1	BRANCH	iE9	
	STATUS WORD	RX		8	UNCONDITIONAL	
SPSW	STORE PROGRAM				BRANCH	RX
	STATUS WORD	RX		BR	UNCONDITIONAL	
EPSW	EXCHANGE PROGRAM			•	BRANCH REGISTER	RR.
	STATUS WORD	RR		BC	BRANCH ON CONDITION	
SVC	SUPERVISOR CALL	BX		-	TRUE	RX
	SET BIT PSW	RI FOCUS LONG AN	at. Syste	BAL		RX
	RESET BIT PSW	RI			BRANCH AND LINK	HA
	TEST BIT PSW			BALR	BRANCH AND LINK	
		RI .			REGISTER	RR
CMPP	COMPLEMENT BIT PSW	RI Comment of the sage		BXH	BRANCH ON INDEX HIGH	HX
STACK IN	STRUCTIONS		1	BXLE	BRANCH ON INDEX LOW	
		- m. 15m	1	275 488 10	OR EQUAL	RX
	BRANCH AND STACK	RR, RX	1	1 00	I in I record	1
	RETURN	RR				-1
	PUSH	RR		0	b 0	57
	POP	RR				
PPUSH	PARTIAL PUSI	RR				
PPOP	PARTIAL POP	RR				
LDSP	LOAD STACK POINTER	AX		ILE BR	2. 15 sit may serion (RR.	CHIEF?
	LOAD STACK LOWER					
	LIMIT	RX				
LOCUI	LOAD STACK UPPER	nn .				
LDSUL		nv				
	LIMIT	RX				
	STORE STACK POINTER	AX				
STSLL	STORE STACK LOWER	2.4.20		0 1	900010	
	LIMIT	RX				
	STORE STACK UPPER					
STSUL	SIUNE SINCK OFFER	RX				

lation of bit, byte, word and multibyte data; PUSH/POP single or multiple registers tolfrom stacks; maintain multiple stacks; deal-mail, binary and integer arithmetic; byte and word I/O; and maintain supervisory control over hardware and software \(\epsilon \) metalet interrupts.

Instruction Format

Many of the instructions have multiple formats. These formats depict addressing modes and determine where the source and destination fields are located. The defined instruction formats are shown in Figure 4.

The Program Control Unit

The Program Control Unit (PCU) under control of the microprogram is used to update the Program Counter and load this value (program Counter and load this value (tonsidata from main memory. The PCU is also used to update the stack pointer and compare this value to the stack items during stack operations. As can be seen in Figure 5, the Computer Block Diagram, data can be sent to the PCU from the ALU via the transfer Register. The PCU can also output data onto the PCU bus to the Y-bus of the ALU via the bi-directional PCU transfer drivers.




Figure 4. Instruction Formats.

The instructions set consists of nine instruction groups:

- Fixed-point load/store
- Fixed-point arithmetic
- Byte
- Shift/rotate
- Branch control
- I/O
- Extended - System
- A complete description of each instruction is given in Appendix A.

CENTRAL PROCESSING UNIT ARCHITECTURE

Processor Organization

The organization of the computer is shown in Figure 5 (Computer Block Diagram). The computer is organized into several distinct sections, the Program Control Unit (PCU), the Arithmetic and Logic Unit (ALU), and the Computer Control Unit (CCU), the Data Path, the Memory Control and Clock Control, and Input/Output Interface and Interrupt Section. The logic Gagrams for the CPU are located in Appendix F. Earlier chapters in the Build a Microcomputer series have described the principle sections of a computer and the Am2900 components used in these sections. This chapter describes how these components are used to implement a very high-speed low cost computer.

The PCU is organized around four Am2901's. The use of Am2901's allow the PCU to generate addresses with the flexibility of an ALU chip, to increment the Program Counter by two in one microcyde, and to provide the stack pointer registers of these memory stack operations. The registers of these Am2901's are defined as shown in Figure 6. Register 0 holds the program counter and Registers 4 and 5 hold constants for incrementing. Byte addressing requires the address to be incremented by two every time 16 bits of instruction data are fetched.

The Arithmetic and Logic Unit (ALU)

The ALU shown in Figure 7 is organized around four Anz903's. The Anz903 performs all of the functions performed by the Anz901A but also provides the computer with separate DA bus and DB bus input ports as well as additional instructions to implement multiplication and division. Three major buses connected the ALU: DA, DB and Y buses. The memory data from the Z₂ Register and microcode immediates are brought into the Anz903 through the DA port while Program Status Bits 16-23 enter via the DB port. The Anz903's output or receive data on the Y bus "to loading into the RAM registers. The Anz903's zero decode kuşdeteds zero on the Y port whether or not the Y port is receiving to

To implement the defined instruction set, the RAM register solection controls are sent from the instruction (i) Register to the Am2903's, $I_{0.3}$ (used with instructions with the R_2 or X_2 to dy = 0.

Note: Figure 5 is sheet 1 of the logic diagrams.

Register Number	Register Assignment
0	Program Counter
1	Stack Pointer
2	Stack Lower Limit
3	Stack Upper Limit
4	+ 2
5	+ 4
6	Not used - available
7	Not used - available
8-15	Not used (wired disable)

Figure 6, PCU Register Assignments.

connected to the A address inputs on the Am2903 while $I_{4.7}$ are connected to the B address inputs. The ALU operations performed are controlled by microcode bits M_{78-86} which are connected to the Am2903 $I_{6.8}$ inputs.

The Am2904 provides the microcode and machine status regsters holding the carry, negative, zero and overtion status. The machine status bits C, N, Z and OVR are defined as PSW bits 16-23. Logic in the Am2904 includes a condition code multiplexer to select the true or complement of any of the four status bits and combinators of status bits from either the machine or microstatus registers or directly from the ALU. This condition code multiplexer is controlled by instruction Register bits 1,27 which are gated to the Am2904 1-5, inputs d'unity the view of the status controlled by the status of the status of the status routed to the test tree for input into the Am2910. The Am2904 also provides the shift linkages and shift linkage control and selection of the type of carry signal to the ALU and folkshead carry intil.

The ALU is designed to work with byte operations as well as 16-bit operations. Byte operations operate only on the lower 8 bits of register data without affecting the upper 8 bits of data. During byte operations the WORD signal (M₉₃) goes mactive disabling the Write Enable and Output Y Enable for ALU bit silces 3 and 4. The word byte multiplexer circuit will select C. N and OVR status bits from ALU bit silce 2 has its MSS input pulled LOW to indicate most significant slice. The zero status bit being OR lied to all of the ALU bit slices cannot be multiplexed. Instead the Y bus signals 8-15 are forced to zero by gating zeroes from the PCU resulting in the Z signal line state being a function of ALU bit slices 1 and 2 only.

The Computer Control Unit

The Computer Control Unit controls the sequence of execution of the microinstructions. The Am2910 Microprogram Controller provides the sequencer for the microprogram (see logic diagrams Sheet 5). Branch addresses and counter values loaded into the Am2910 Do.11 inputs, onginate from the Pipeline Register (Mo-11), the interrupt vector decoder, and the machine instruction decoder. The instruction decoder, also called Mapping ROM, (a. 512 x 8 PRCA) uses the Instruction Register Is as address bits. with the PROM outputs being the starting address of the microcode sequence that executes each machine instruction. In this design the Am29775 Registered PROM's are used to provide both the microprogram memory (512 x 96 bits wide) and the Pineline Register. The microcode bits M16-20 are output from Am29774 because these signals require open collector outputs rather than the standard to-state outputs to allow the Am2910 inputs lo-3 to be pulled to zero.

The starting address generation for the interrupt service routine and initialization routine is accomplished with a minimum of extra logic. During the last microcode cycle of the previous machine instruction, the MAPEN signal is activated to enable the output of the Mapping ROM. However, if an interrupt request is pending, the Mapping ROM is disabled and the pull-up resistors force the eight least significant microprogram branch address ines to all ones, vectoring the microprogram to the interrupt service routine. After a reset, the microprogram should be vectored to address zero, the starting address of the initialization routine. This is accomplished by having the reset signal force zeroes into the Am2910 to Juput address zero.


Clock and Memory Control

The architecture of this computer achieves its high throughput by being able to execute machine instructions in as little as one microcycle. This is accomplished by overlapping (also called pipelining) the fetch and decode with the execute microcycles. An essential part of this design is the memory control section. The clock and memory control circuits shown in Sheet 6 of the logic diagrams work together to provide a very efficient mechanism for integrating memory operations with the computer. The memory interface timing is a clocked handshaked protocol shown in Figure 8. Each memory transfer consists of a Bus Request, Bus Acknowledge response, Memory Request, Address Accept response, Data Request and a Data Sync response. At the maximum rate a memory interface response can occur 50ns after the computer activates a control line. This makes it possible to read from main memory once every microcycle (4 x 50ns = 200ns); however should a particular memory board require a longer cycle, it can delay sending Data Sync to the computer to extend the cycle.

The read and write timing are shown in more defail in Figures 9 and 10. Note that if a memory read is taking place during microcycle N, the Bus Request, Bus Acknowledge and the start of memory address are output from the computer in the previous N-1 cycle, and the data is sent to the computer during the first half of the following N+1 cycle. Now consider the case of back-to-back main memory read cycles. In this case, in the microcycle that the computer sends the address to the memory board, the memory board is sending data to the computer; but this is not the data associated with the address being received but the data associated with the address received during the previous microcycle.

A free running or uncontrolled 20MHz clock on the backplane is connected to all of the devices which effect memory transfers (CPU, bus controller, and memory modules). All of the signal handshaking that is required by the memory interface protocol is clocked with the same 20MHz clock to ensure no metastable conditions occur during memory transfer. Careful examination of this memory interface operation will reveal that not only does it solve the very serious motastable problem, but also that the clock synchronization and bus propagation delay occur during the memory read access time (or write time) and do not slow down the memory transfer rate.

The CPU clock generalion is inimately related to the Memory Control Logic. The CPU clock signals Phase-1 (4-) and Phase 2 (4-) are shown along with the memory interface signals in Figure 8. Phase 1 is a square wave set high at the beginning of the microcycle and has a period of 200ns. Almost all operations of the computer are clocked with the leading edge of 4-, The Clock control logic will enable the next cycle only if a Bus Request has received a Blue Acknowledge and only if a Memory Request has






Figure 8. Clocked Handshaked Protocol.

received a Data Sync response. If the bus or memory resources of the system are temporarily being used by other processors, the computer will stop the clock and wait.

Date Path

The Data Path logic incorporates 8-bit wide devices wherever-possible. The Degicter drives directly onto the external data bus. Both main memory and UO data are received through the Z Registers. Registers Z, Zo and Z, are actually talches implemented with Am7-4S373s. The Z Register enable latch signal. LDZ is derived from the memory control logic and main memory board logic both of which are clocked with the uncontrolled 20MHz clock (20MHz/Cl). Using the uncontrolled clock allows the memory operation to go to completion at memory speed even when single stepping the microcode. This allows the system to use dynamic RAM's in the main memory since stopping the handshaking circuits during single step would prevent refresh operations from taking place.

Data from the main memory passes through the Z Register to the Z₀ and Z₁ Registers. The Z₀ and Z₁ Registers are anabled transparent at the beginning of the microcycle following the read main memory microcycle. This allows memory data to flow through the Z and Z₁ Registers (actually latches) to the ALU or flow through the Z and Z₁ Registers to the Instruction Decoder (Mapping ROM). The Z₁ and Z₁ Registers are locked down hallway through the microcycle guaranteeing the computer solid data and making it possible to send data from the D-Register Jut to the external Data Bus during the second half of the same microcycle. This is another example of how this design tightly dovetails data transfers in order to gain very high execution rates.

Interrupt and Input/Output

The interrupt and I/O section is shown in Sheet 7 of the logic diagrams.

The basic Interrupt handling is controlled by the Am2914. In this design the Am2914 is used to prioritize and enable interrupts, provide the mask register, generate an Interrupt Request and Interrupt Vector. Interrupt nesting is done in the machine software interrupt handler. The external interrupt request signals (INTo-INT) are input into the Am2914 from the external Control Bus (C Bus). When a peripheral controller requests computer servicing, it activates its assigned Interrupt lie. If this interrupt level is unmasked and interrupts are enabled, the Am2914 activates the INTERRUPT REQ signal that goes to the Computer Control Unit which causes the microprogram to vector to the microcode interrupt service routine. This microcode routine pushes the PSW woold bit main memory stack, then reads the interrupt vector from the Am2914 and uses this value to vector the computer to the machine software routine that services the interrupt.

The Am9519 MOS Universal Interrupt Controller is incorporated into the design and its Group Interrupt signal is connected to the least significant INT₀ input of the Am2914. The Am9519 handles an additional eight interrupt levels for low speed requesting devices. This MOS LSI component offers the computer comprehensive interrupt handling capabilities at low cost. Tone feature the Am9519 offers is the capability of software generated interrupts. The console function, single instruction stepping, is implemented using a microcode routine that uses the software generated interrupt capability.




Figure 9. CPU Read Timing.




Figure 10. CPU Write Timing.

The UD protocol for the AMD 16-Bit Computer is similar to that required to control Am9809/0980 peripheral cricuits. As shown in Figures 11 and 12, the computer outputs the address over the system address bus, activates a control line (e.g., DRD) and holds these outputs until receiving a response, IOACK, from the peripheral controller. Execution of the UO operation is done almost entirely in increcode with the UO control Register, a single Am2920, being the only additional hardware required. This is an example of a design precept followed in this computer which is to implement all features in microcode wherever possible. This results in a low cost computer, although sometimes slower, and a design that is flexible and easily modifiable to meet new requirements.

The I/O section has two Am8251/9551 Programmable Communication Interface components giving the computer two serial I/O Ports, one of which is reserved for the console. The console can be any standard RS-232 interface terminal.

Instruction Execution

To execute instructions, the main steps performed by the computer are: (1) form memory address, (2) instruction fetch, (3) decode, (4) displacement fetch, (5) form operand address, (6) operand fetch, and (7) execute. Every instruction type is made up of incronistructions that execute these basic steps, but most instructions require three steps or less. Instruction sequences for Register to Register (FRF) and Register to Indexed Storage (RX) instructions are shown in Figures 13 and 14 to illustrate how the computer operates. These figures show the RRI instruction requiring four microcycles and the typical RX instruction requiring seven microcycles. However, as will be explained later, in actual operation the effective time for an RR instruction is one microcycle and three for the RX.

Form Instruction Address

During this microcycle the instruction address is formed by having the Program Control Unit (PCU) under control of the microprogram increment the Program Counter by two. This address is then loaded into the MAR and back into the PC.

At the beginning of the cycle, Bus Request is activated causing the Bus Controller to respond with Bus Acknowledge. The address is then output from the MAR out or the Address Bus 50ns prior to the beginning of the next cycle.

Instruction Fetch

During this cycle, the main memory is fetching the contents of the address previously generated. The computer is designed town with high-speed main memory capable of reading a memory location in one microcycle so that the instruction will be sent back to the computer at the beginning of the rext cycle.

Decode Cycle

The instruction fetched from main memory during the previous cycle is sent to the computer at the beginning of the cycle. The instruction falls through the Z and Z, Registers (actually transparent latches) and is routed to the instruction Decoder (Mapping PROM). The instruction Decoder translates the 8-bit operation code of the instruction into an 8-bit address used as the starting address for the microprogram that will execute this instruction.




Figure 11. I/O Read Timing.




Figure 12, I/O Write Timing.

Microinstruction	Mic	rocy	cie 7	ime
Operation	To	T ₁	T ₂	T ₃
Form Instruction Address	Α			П
Instruction Fetch	1	Α	1	
Decode	1		A	
Displacement Fetch				
Form Operand Address	1			1
Operand Fetch			ļ	١.
Execute	1	1		A

Figure 13. RR Instruction Sequence.

Microinstruction		Mic	crocy	cle '	Time		
Operation	T ₀	τ,	T ₂	T ₃	T ₄	T ₅	Т6
Form Instruction Address	В			Г	Γ		
Instruction Fetch	1	В	1	1	l		
Decode		-	В		1		
Displacement Fetch			i	В	1		
Form Operand Address	1		ĺ	1	јΒ		
Operand Fetch	1	i	1	ļ		В	1
Execute		<u></u>	!	ļ	_	L .	В

Figure 14. RX Instruction Sequence.

Displacement Fetch Cycle

After every instruction fetch another read cycle takes place. The second memory read will be another instruction fetch or an operand displacement fetch. The computer does not know what kind of a read out it is until the instruction decode is finished. For an RX instruction, after the memory read is completed, the computer identifies it as a displacement.

Form Operand Address Cycle

The memory word is sent from the main memory at the beginning of this cycle and then passes through the Z and \mathbb{Z}_2 Register and goes to the ALU Mad9303. The ALU adds the displacement and the contents of the register specified by \mathbb{X}_2 field in the opcode and forms an operand address which is then loaded into the MAR. This has to be completed 505 to before the end of the cycle.

Operand Fetch Cycle

The memory read cycle is performed and the operand is sent to the computer at the beginning of the next cycle.

Execute Cycles

As the name implies, these are the microcycles that perform the task of the instruction but with the Am2903's normally only one execute cycle is required; however, some instructions (e.g., 10 instructions) take as many as seven execute cycles.

Simultaneously with the last execute cycle the Instruction Decoder is enabled.

Pipelined Operations

If the architecture of the computer executed each of the instructions and each microstep sequentially, this computer would be just another computer relying on a high-speed clock to gain high throughput. However, the 16-Bit Computer becomes an exceptonal machine by using pipelining techniques. In this approach, the instruction steps for the following instructions are done during the decode and execute steps of the current instruction. The pipelining operation for a Register to Register class of instructions is shown in Figure 15. With the pipeline full, note that when instruction A is being executed, instruction B is being decoded, instruction C is being fetched from Main Memory and the MAR is being loaded with the address for instruction D. In the following cycle, RR instruction B is executed and RR instructions C, D and E proceed through the pipeline. The pipelining technique results in an RR instruction effectively being executed in one microcycle. As illustrated in Figure 16, a new RX instruction can be executed every three microcycles.

Poelining is great for throughput, but it is a bear to microcode sepecially the first time through since during any one cycle up to four instruction sequences have to be considered. It is not as bat at it first appears. Note that an instruction decode cannot lake place until the last execute cycle of the current instruction. The major ppelining takes place during the first three steps: form memory address, instruction fetch, and decode. Execute and operand fetch steps allow full overlapped operation only during the last execute cycle. Instructions that require many execute microcycles (e.g., I/D instructions) cause the computer performance to drop down to nearly that of a non-ppepined machine.

Pipeline Operation with Regard to Branching and Interrupts

Pipeline operations greatly reduce instruction execution time if machine instructions are executed in sequential order; however, if a branch is taken this advantage is lost because the steps set up in preparation for a decode cycle become useless. The pipeline is said to be "flushed out" when a branch is taken. The RX Branch on Condition instruction has the form:

WORD 1	· OP .		. x2
WORD 2	DISPL	ACEMENT	

Where: M is a 4-bit field specifying the conditions for the jump.

(X₂) + displacement is the branch address

Figure 17 shows the sequence chart for a RX Branch on Condition instruction. During the microcycle A, the target address K for the branch is formed and loaded into the MAR and also the instruction B is fletched for the no branch case. By microcycle A₂, it has been determined to take or not lake the branch. If the branch is not taken, the MAR is loaded with address B+2, while if the branch is taken, an instruction letch is performed for K and the MAR is loaded with K+2. Finally in A₂ the next instruction is decoded. By proper microcoding, the conditional branch is executed in only three microsteps even though the pipeline was "flushed out".

Action								1 2		B, C, [are RF	instru	ctions
Form Instruction Address	A	В	С	D			T		T	T			
Fetch Instruction		A	В	С	D								I
Decode			Α	В	С	D			T				
Fetch Displacement													
Form Operand Address	o**	· Fit.	- 150	۵									2.5
Fetch Operand													
Execute				A	В	С	D						
						-							

The best of the State of the Figure 15. Register-to-Register Pipeline Operation.

Action	18.0	(-5.9A)	11 (15)						A P	C D	are RX	instructi	ons
	<u> </u>	_		- -	_	_	,			1 0, 0	1	1	
Form Instruction Address	A	-	В	<u> </u>		C	<u> </u>			L.			
Fetch Instruction		A		В			С						
Decode	,		A		0	В	**		С				
Fetch Displacement	1		Α.	1 1.0		В			С				
Form Operand Address				A			В			С			
Fetch Operand .	- 1				A			В			С		Ī.,
Execute	-		- 1			A		-	В		-	С	
	Į	I [1		l	1 1				1	l	

Figure 16. Register-to-Indexed Storage Pipeline Operation.

Action	14/1			B = N	X Branc ext RX I ext RX I	nstructio	on if bra			n	ar del tr ont to at		
Form Instruction Address	A	*,	В	к	B+2 K+2	7	. 3.4	4,0	1.1	Total Security	13.24	11.25 U +	2
Fetch Instruction	1	Α	7.3	В	к.	B+2 K+2	. 17	, to		10	in the	02°	- 10
Decode		7	A		۲	B	elc.	11.07	- ,	-EW	her.	, n. •	37.
Fetch Displacement		1	A		÷		ВК	1 Ji	10.41		La L	***	- 1-
Form Operand Address		-	+ .	i i		34		ВК	1.00		-,	1	
Fetch Operand									B	-24	570	11.00	V
Execute	-			A۱	A ₂	A ₃	10.1	1	10.3	B K	100	9/1	
													F

Figure 17, Branch on Condition RX Pipeline Operation.

As with branching, an interrupt response alters the sequence of execution and "flushes" the pipeline. As was discussed previously in the Interrupt and Input/Output section, an interrupt request blocks the decoding of the next machine instruction and causes the Computer Control Unit to vector to the interrupt service routine. This microcode service routine pushes the PSW consisting of flags and Program Counter (PC) value onto the stack. The PC value is the current PC value minus 4. It is necessary to back the PC up to two instruction words (4 bytes), because the fetch instruction and form instruction address steps in the pipeline at the time of the jump to the interrupt microcode sequence have to be repealed when returning to the main machine program.

MICROINSTRUCTION FORMAT

All operations of the AMD 16-Bit Computer are under control of the microinstruction. Each microinstruction is 96 bits in length. The microinstruction format is summarized in Figure 18. The microinstruction definition is summarized in Figures 19a and 19b and is detailed in Table 2.

Figure 20 illustrates the AMDASM* Definition file for the 16-Bit Computer, AMDASM' is a meta-assembler developed by AMD for writing microprogams. The definition file defines microword length (WORD statement), formats (DEF statements) and constants (EQU statements) for the use of the actual microprogram (Figure 31).

The definition file is divided into 8 parts:

- 1. Am2910 sequencer opcode definitions
- 2. Am2903 ALU opcode definitions
- 3. Am2901A PCU opcode definitions 4. Am2904 shift mux and status control definitions
- 5. Datapath control bits definitions
- 6. Memory control bits definitions 7. Control strobe and control bits definitions
- 8. Immediate operand field definition

Am2910 Sequencer

Bit 91 of the microword is the input of CCEN of the Am2910. When bit 91 is a logical 1, the conditional operations are forced to unconditional operations. Bits 19-16 are the input to the instruction inputs to the Am2910. Bits 11-0 are the jump address field for instructions that need an address operand.

 ALU (13)	DATA PATH (16)	PROGRAM CONTRO	L (11)	MEMORY CONTROL (5)	i trai	
 . 7		Li .	L.	-1	עולונסגים	00000
CONTROL STROBES (6)	CONTROL BITS (5)	STATUS (9)	TEST (6)	SEQUENCE CONTROL (5)	NEXT MICRO ADDRS://MMEDIATE (16)	Tens.

Figure 18. Summary of MicroInstruction Word Fields.

Ī	ROUTE TO B		RTB	95	3		
	TRANSFER Z TO ZI Am2910		(BP) Z → ZI CCEN	9291	MISC		6
	Am2903 IEU WORD BYTE Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903 Am2903		WORD EA ODEY OEB 19 15 16 15 12 11	90898887868584838281807978	ALU (13)		
	ENABLE TRANSFER REG. LOAD TRANSFER REG. I-REG EN CUTP I-REG INC.DEC PCU TRANSFER REG. LOAD DEMONDY ADDR. REG. LOAD DEMONDY ADDR. REG. LOAD ZI INTO I REG. ENABLE 20 — DA ENABLE 20 — DA SHIFT CNT AM2910 ADDR. BRANCH INSTR. EN	X A TO THE TANK	ENTREG LDTREG ENCTR INC PCUCD PCU - Y LDMAR LDD ZI I ENZO PSW SHTCNTEN BRIEN	77767574737271706968676665	Data Path (13)	MICRO CONTROL WORD BIT DEFINITIONS	16-BIT COMPUTER
	Am2901 F - B O Am2901	80.700	PCUI ₇ PCUI ₃ PCUI ₃ PCUI ₄ PCUI ₆ PCUA ₇ PCUA ₇ PCUA ₇ PCUA ₇ PCUB ₇ PCUB ₈ PCUB ₈	64636261595857565554	Program Control (11)	ONS	
	BUS REQUEST MEMORY REQUEST MOLD REQUEST MEMORY WRITE/READ MEMORY WORD/BYTE		REOB MREO HREO WRITE MWORD	5352515049	Memory Control (5)		

EN IMMEDIATE → DA BUS ROM IREGEN 10 CONTROL REG EN Am2914 INTERRUPTS DISABLE Am2914 ENJ-ENI), Am2904 SHIFT EN	IMMD ROM:1 IOEN INTDIS INTRIEN SHFTEN	X X 484746454443	Control Strobes (6)	1	
GENERAL USE CONTROI BITS	CNTLB ₇ CNTLB ₅ CNTLB ₅ CNTLB ₄ CNTLB ₃ CNTLB ₃ CNTLB ₂ CNTLB ₁ CNTLB ₁	4241403938373635	Control Bits (8)		
Am2904 OUT EN CONDITIONAL TEST Am2904 EN ZERO Am2904 EN CARRY Am2904 EN SIGN Am2904 EN OVERFLOW Am2904 EN MACHINE STATUS Am2904 EN MICHO STATUS Am2904 EN MICHO STATUS Am2904 I ₁ 1 CARRY OUT CNTL Am2904 I ₁ 1 CARRY OUT CNTL	OECT EZ EC ES EOVR CEM CEM 112	X X 343332313029282726	Status (9)	MICRO CONTROL WORD BIT DEFINITIONS	16-BIT CC
Am2904 Am2904 Am2904 Am2904 & Am25LS251 Am2904 & Am25LS251 Am2904 & Am25LS251	TEST ₅ TEST ₄ TEST ₃ TEST ₂ TEST ₁ TEST ₀	252423222120	Test (6))AD BIT DEFINITIO	16-BIT COMPUTER
Am2910 l ₃ Am2910 l ₂ Am2910 l ₁ Am2910 l ₀	NAC ₃ NAC ₂ NAC ₁ NAC ₀	19181716	Sequences CNTL (4)	S	- 11
	M15 M14 M13 M12 M11 M10 M9 M8 M9 M6 M5 M6	151413121110 9 8 7 6 5 4 3 2 1 0	Next Micro Addr & (mmed (16)	1 () () () () () () () () () (113

Control Strobes Bits (25-42)	ROM/IREGEN Bit 47	VO Control Register Bit 46	Am2914 I ₀ -I ₃ Bit 44	Am2904 Shift Enable Bit 43
CNTLB ₇ CNTLB ₅ CNTLB ₅ CNTLB ₄ CNTLB ₃ CNTLB ₂ CNTLB ₂ CNTLB ₁ CNTLB ₁	B ₃ B ₂ B ₁ B ₀ A ₃ A ₂	₩07 ₩06 ₩05 ₩03 ₩02 ₩01	ا د ا ا	1 ₁₀ 1 ₉ 1 ₈ 1 ₇

___ Figure 19b. Detailed Description of Sits 34 through 47.

Table 2. Microinstruction Definition.

		Definition
95	RTB	Routes second register field to B-RAM of Am2903.
92	$Z \rightarrow Z_1$	Loads the value in the Z register into the Z ₁ Register at the beginning of the microcycle
91	CCEN	
ALU	CCEN	Enables the CC input of the Am2910.
90	WORD	
89	EA	10-1 W 10 C 01 6 CO 2/ C 10 10 1 - 1 - 1 - 2/ C
88	OEY "	These bits control the four Am2903's. The function of EA, OEY, OEB, and I ₈₋₀ is listed in
87	OEB	Figure 20 WORD when enabled (LOW) causes the Am2903's to operate on words (16-bits).
86	la .	When disabled (HIGH) the ALU operates on bytes (the least significant byte). This bit disabled
85 84	t ly ascorativo	blocks WE to the upper two Am2903's and turns off their Y outputs.
84	6	Zeroes should be forced to the upper 8 bits of the Y bus via the PCU to allow the zero status
83	5 - 0 2 1 2 1	to operate correctly when the WORD bit is disabled. Also, when disabled the status (C. OVR, S)
82	15 4 sag of a	sent to the Am2904 is taken from the second Am2903 (numbering 0-3 least significant to
81	13	most significant slice) instead of the most significant Am2903.
. 80 . 79	2	man twich that is any angle of the analysis of
78	- In Inglienz	44 CAN Service the DA First enclosed with enclosed the formation value.
77	ENTREG	Enable Transfer Register - enables the Transfer Register onto the DA input bus of the Am2901A's and Am2903's.
76	LDTREG	Load Transfer Register - loads the Transfer Register from the Y bus.
75	ENCTR	Enable I Register Counter — enables the I Register Counter (I ₇₋₁₄) to count. This value is used to address the general registers during stack instructions and by incrementing or decrementing this value the microprogram can read or write successive registers.
74	INC	I Register INC/DEC - the value in I ₇₋₁₄ can be either incremented (if this bit is HIGH) or decremented.
73	PCUCD	PCU Transceiver Disable – when HIGH this bit disables the PCU Transceivers from receiving or transmitting data.
72	PCU → Y	PCU Transceiver Control — when HIGH this bit allows the PCU Transceivers to pass data from PCU to the Y bus. [WORD high (microbil 90) disables the least significant 8 bits of these transceivers.] When LOW data passes from the Y bus to the MAR.
71	LDMAR	Load Memory Address Register (MAR) - this bit loads the Memory Address Register.
70	LDD	Load D Register - this bit loads the D Register with data from the Y bus.
69	Z ₁ → 1	Load Z ₁ into I Register – this bit loads data from Z ₁ into the I Register. The I Register holds only the upper 16 bits of the instruction.
'68	ENZ ₀	Enable $Z_0 \rightarrow DA$ – this bit LOW enables the Z_0 Register onto the ALU DA.

Table 2. Microinstruction Definition. (Cont.)

	121 18	Definition						
67	PSW	Enable PSW - this bit LOW enables the PSW onto the ALU DA.						
66	SHTCHTEN	Shift Count to Am2910 – this bit LOW enables the least significant four bits of the instruction (l ₀₋₃) onto the D input to the Am2910 sequencer. This allows the value to be entered into the Am2910 internal counter to be used during shift instructions.						
65	BRIEN	Branch Instruction Enable – this bit LOW enables I_{4-7} of the Instruction Register onto the Am2904 $I_{0.3}$ input. The $I_{0.3}$ inputs control the tests of the status register.						
PCU								
64	PCUI							
63	PCUI ₃							
62	PCUI ₂							
61	PCUI ₁	The DOLL BOLL						
60	PCUI ₀	These bits control the PCU which is designed around four Am2901's. The PCUI ₇ , PCUI ₃ ,						
59 58	PCUA ₂	PCUI ₂ , PCUI ₁ and PCUI ₀ bits connect directly to the Am2901 I ₇ , I ₃ , I ₂ , I ₁ and I ₀ respectively. The PCUA ₂ -PCUA ₀ and PCUB ₂ -PCUB ₀ connect to the A and B Address inputs of the Am2901.						
58 57	PCUA _s	i ₄ , i ₅ , i ₈ , A ₃ and B ₃ are tied to ground. I ₆ is tied to I ₇ .						
56	PCUB ₂	4, 13, 18, 77 200 23 210 100 10 910010. 18 13 100 10 17.						
55	PCUB,							
54	PCUB ₀							
53	REQB	Request Bus – this bit requests use of the system bus. This request is made the microcycle preceding a Memory Request or use of the bus for an UO transfer. If the request is not honored, the processing of the next microinstruction is halted until the acknowledge is issued.						
52	MREQ	Memory Request - this bit requests the memory to do a read or write operation.						
51	HREQ	Hold Request - this bit LOW blocks the bus controller from releasing the system bus to						
		another device. Normally a Bus Request is cleared as soon as the Bus Acknowledge is issued. HREQ holds Bus Request and prevents any other device from using the bus.						
50	WRITE	Memory Write/READ — this bit indicates to the memory the MREQ is for a write operation (if HiGH) and a read operation (if LOW).						
49	MWORD	Memory Word/BYTE – the Memory Word/BYTE microbit specifies whether the memory operation will be a word operation or a byte operation. If the operation specified is a byte operation the least significant address bit determines which byte of the two byte pair in memory is affected. If the LSBit is a zero, the most significant byte is read or written, and the LSBit is a one, the least significant byte is read or written.						
48	ĪMMD	EN Immediate DA Bus — this bit LOW enables the 16-bit immediate value (least significant 16 bits of the microinstruction) to the ALU DA bus.						
47	ROM/I	ROM/I REG Enable — this bit enables either the ROM bits 42-35 or the I register bits $I_{0.7}$ onto the A/B address inputs of the ALU according to the following:						
7		_ ab						
1	2.5	OP N ₁ R ₂ X ₂						
		1 100/1						
	1	ROM 42-39 ROM 38-35						
1	(1 0							
		 						
		MUX COM MUX COM MUX COM						
		No. 1490.465						
		1 No.3 1 No.3 MPH-995						
46	IOEN	I/O Control Register Enable - this bit loads the I/O Control Register with microbits 42-35.						
45	INTOIS	Am2914 Interrupt Disable – this bit disables the Am2914 Interrupt Controller from recognizing interrupt requests.						
44	INTRIEN	Am2914 ENI ₀ -ENI ₃ — this bit is the instruction enable for the Am2914. The instruction Inputs I ₀₋₃ are connected to microbits 35-38 respectively.						
43	SHFTEN	Am2904 Shift Enable — this bit is connected to the shift enable of the Am2904. The shift controls I ₆₋₁₀ are connected to microbits 35-39 respectively.						

Table 2. Microinstruction Definition. (Cont.)

	or documents.		a mera di	- Definition					
42 41 40 39 38 37 36 35	CNTLB ₇ CNTLB ₅ CNTLB ₅ CNTLB ₄ CNTLB ₃ CNTLB ₂ CNTLB ₇ CNTLB ₁ CNTLB ₀		rol field is used to provi control strobes (microb	rovide several different functions as defined by the previously					
34 33 32 31 30 29 28 27 26	OECT EZ EC ES EOVR CEM CE 1,12	EN ZERC EN CARF EN SIGN EN OVEF EN MACE EN MICR CARRY (RY	These bits are used to are defined in Figure 2 output of the Am2904	1. OECT is used to e	nable the test			
25 24 23 22 21 20	TEST ₅ TEST ₄ TEST ₃ TEST ₂ TEST ₁ TEST ₀	functions.	s determine which test i The various tests are i to 1 multiplexer.	is to be performed for the isted in Figure 25. The te	e conditional branch ar esting is done both in t	nd stack he Am2904			
19 18 17 16	NAC ₃ NAC ₂ NAC ₁ NAC ₀	291013 291012 291011 291010	These bits are conne the sequencing of the	cled to the I ₃₋₀ inputs of e microprogram. Their de	the Am2910 to control finitions are listed in F	igure 26.			
15 14 13 12 11 10 9 8 7 6	M15 M14 M13 M12 M11 M10 M9 M8 M7 M6	These bit	s provide the branch ad	dress for the Am2910 am	d the 16-bit immediate	field.			
3 2 1 0	M ₅ M ₄ M ₃ M ₂ M ₁ M ₀	- 1 m			•				

Am2903 ALU

The first 16 equates assign mnemonics for the I8-I5 of the Am2903 which controls the destination of the ALU result. The next 16 equates assign mnemonics for I4-I1 of the Am2903 which control the operations of the ALU. The ALU definition indicates the default is the Y bus forced to zero with no operation on destination. The next group of definition selects the source operand, followed by the special function definitions of the Am2903.

Am2901A PCU

The PCU definitions include a group of often used PC instructions such as PCU, NEXT, PCU, JUMP etc. The PCU definition itself

allows a not predefined instruction be accessible to the micro-programmer.

AM2904 Shift Linkage Multiplexer and Status Register

The group of equates control the updating of the status register and the TEST definition controls the shift linkage multiplexer. The carry control controls the carry into the least significant Am2903 slice.

Datapath Control

The data control equates assign mnemonics to different datapath control bits.

```
TCCC: ECU BOLG ITOO'S COMPILMENT DIVISION CUBRECTION
                                                                                                                                   ATTACH THE THE STATE OF T
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     For REGISTR DEFINITIONS:

16 - 86 FIGGRA CONTR

11 - 87 STALL POINTE

12 - 8711 STALL POINTE LIVET

13 - 8712 STALL POINTE UPER LIVET

14 - 27 CONTRACT

15 - 6 CONTRACT

15 - 6 CONTRACT

15 - 6 CONTRACT

15 - 6 CONTRACT
                                                                                                                                                VC10 96 - 475 HO 197 1 1
                                                                                                                                   ITHINITIONS HON AMERIC SEQUENCES
                  EQUATES FOR PCU A-RAM
                                                                                                                                                                                                                                                                             DATE AND ADDRESS OF THE ADDRESS OF THE CAME SHARE AND ADDRESS OF THE ADDRESS OF T
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              100 3-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
100 0-0
                         ALL:
LIGHT:
ALL:
LIGHT:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     IQU Q+?
IQU Q+?
PCU DEPINITION
                                                                                                                                   EQUATES FOR ALL TUCKTIONS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PCU: DEF 311,173+1,173+3,379+1,379+,379+,541
            FUNCTIONS

III - 1

ILLIPIAGE A FIGA 5

ILLIPIAGE A FIGA 5

ISTER A AND 3

ISTER 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             TOTAL STREET, TO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     SUITATION FOR ARCSEN BILLTER COVERE UTS
ARCSEN BID BUTHSTONS ARE AS POLICES:
BIT 40-7-0-1077 FIRST
BIT 47-9-0-1077 FIRST
BIT 47-9-0-1077 FIRST
BIT 47-9-0-1077 FIRST
BIT 47-9-0-1077 FIRST
BIT 47-0-1077 FIRST
BIT 57-0-1077 FIRST
                         ALU:
                                                                                                                IEF SI,4TESC,4TESS,7SI
            SITTIAN 1 27 June 1581FT LABLE 1

OCCT: TOU June 100T IN COLDITIONAL TAST

E1: 120 June 1100A1E 1510A

E5: 140 June 110A1EE 1510A

E5: 140 June 110AEE

E5: 140 Jun
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
4M2904: bEF 525,173+1,65,171+1,173+1,173+1,173+1,173+1,173+1,173+1,281
            CET: EEF 71,349,681
                                                                                                    SPECIAL FUNCTIONS FOR APRICAS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    CALAT-OUT CONTROL BY CANAT-OUT CONTROL

COLCE TO THE PARK CANAT-OUT CONTROL THE CONTROL THE CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CANAT-OUT CONTROL BY CANAT-OUT                                                                                                                                                                                                                                                                                                                                                                a Light Ed 180 and Calliforn Collision Collisi
1 USMUL: 1QU E-00 USMUL: 1QU E-00 IACTRO: 1QU E-00 IACTRO
```

Figure 20. Definition File for 16-Bit Computer.

```
AMDOT/29 AMDASM MICHO ASSEMBLER, VI.1
REFINITION FILE FOR 16 PIT COMPUTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           MBIQ: EGC 3-1
2310: EGU 3-6
VEITE: EGC 3-1
PYOLD: EGG 3-1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        IMPHOSE SCHOOLSE
SHEMESE SECRESE
SHEMESE SECRESE
SHEMESE SECRESE
SHEMESE SECRESE
                                                             DEF 300.951
                                                                                                                                                                            .....
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  DEFINITION FOR MEPORT CONTACT
                                                             EQUATES FOR DATAPATE DEFINITION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  .CONT.DEF 421.173+8.173+8.173+1.173+8.173+8.491
     ZZZ: EQU Bel
                                                                                                                                                                              IZ PEG TO 21 REG
                                                                                                                                                                              IRABILE TRANSPER BESISTER
ILOAD TRANSPER REGISTER
IL-BIG EN CFR
IL-BIG E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               EGUATES FOR CONTROL STRONGS
     LETRIG:
LETRIG:
BACTR:
INC:
PCUT:
TMAR:
PCUMAR:
LEMAR:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        IRCH/INICIA*
II/O CONTROL RIG. ENABLE
IINTIRROPT DISSBLE
INTERROPT DISSBLE
INTERROPT DISSBLE
                                                                                                                                                                         PCU TRANSCRIVEN CRIF PAGE

1104D MBD

1104D D BED

1311T CN

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ------
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    DEF 481,17900,17301,17301,17301,443
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              inerent.
     SETCHTIN: EQU 100
SETCHTIN: EQU 100
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -----
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ----
                                                                                                                 -
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  INVESTITE NON BEFERITION
                                                                                                                 DEF 31,173-6,142,173-1,173-6,173-1,173-6,273-11,173-6,
173-6,173-6,173-1,177-1,177-1,173-1,551
     .......
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ...
                                                          EQUATES FOR HEHORT CONTROL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           TOTAL PRASE 1 182025 - 0
     i ....
                                                       EQU 301
                                                                                                                                                                            ---
```

Figure 20. Definition File for 16-Bit Computer (Cont.).

Memory Control

The memory control equates assign mnemonics to different memory control bits.

Control Strobe and Control Bits

The control strobe equates assign mnemonics to the control bit strobe signals. The control bit definition defines a hexadecimal bit pattern for the 8 control bits.

Immediate Operand

When the Am2910 sequencer is executing an instruction which does not require an address operand, bits 15-0 in the microword can be used as a 16-bit constant to load ALU, PCU etc. This is accomplished by putting the constant in bits 15-0 and force bit 48 to load 0.

MICROCODE


Flowcharts

The flowcharts of the major instruction types are shown in the following figures.

Figure 21 illustrates the basic microprogram flowchart and demonstrates how the pipelining is done in microcode. This figure illustrates the sequencing of the computer starting with no in-structions in the pipeline. By the fourth microinstruction, the pipeline is full and the CPU can execute for example a macroinstruction every microcycle.

Figure 22 illustrates the execution of an RR instruction. During an RR instruction, D-C+ 6 is loaded into the MAR and a bus requestlis Issured for the content of PC+6. The contents of PC+4 are read into the Z register. The Z "art I Registers are loaded with the contents of PC+2. The instruction and PC+2. The instruction and PC+2 is executed. The input to the mapping PROM is loader." winthe contents of PC+2. Thus in a stream of RR instructions, four instructions are in progress concurrently.

Figure 23 illustrates the execution of an RX instruction. In this ligure the decode operation takes the microprogram to the microstep where the form address operation is done. Since the decode of the instruction has been completed in the previous step, the form address microinstructions are unique to each RX instruction in spite of the fact the operation performed is identical.



Floure 21. Microprogram Start Up Flow Chart.

From the form address step, the microprogram jumps to FETCHOP where the operand is fetched. This step returns to where the instruction is actually executed.

Figure 24 illustrates the execution of an RSI instruction. At the first microstep, the immediate operand is already in the Z₀ register. So the instruction is executed in the first step. The microprogram is then jumped to START2 to refill the pipeline.




Figure 22. RR Instruction Flow Chart.




Figure 23. RX Type Instruction.




Figure 24. Immediate Instructions.

Figure 25 illustrates the execution of an unconditional branch instruction. At the first microstep the displacement is already in the Z₂ register. The branch address is formed by adding the contents of the Z₂ register to the contents of the index register X₁. The MARI is loaded with the branch address and a bus request is saused for the contents of the branch address. The branch address is also loaded into the transfer register for subsequent loading of PC. In the next step, the contents of the transfer register 2 is based unto the PC and MARI. A bus request is issued to BA+2. The content of BA is read. The microprogram is then transferred to START2 to fill up the pipeling.

Figure 26 illustrates the Conditional Branch instruction. In slep 1, unlike the Unconditional Branch instruction, the contents of the memory (instruction N+1) is read, in case the test condition fails and the macro program fails through. The condition test is enabled in this step. If the test passes, the microprogram fransfers to Unconditional Branch routine. If the test fails, the microprogram proceeds to fill the piceline and continue.

Figure 27 illustrates the branch and link instruction. The flowchart is similar to Unconditional Branch except an extra step (STEP 2) is inserted. This step saves PC in $\rm R_1$.

Figure 28 illustrates a shift or rotate instruction. In STEP 1 the opcode of the next instruction is loaded into 2, registers and the shift count of the shift instruction is loaded into the loop counter of .Am2910, STEP2 executes the shift instruction N+1 times, where N is the shift count in the instruction. It should be noted that since .Am2910 detects - 1 as the stop condition, the shift count loaded should be oneled that since should be oneled that since should be oneled that since should be oneless than the desired count. Step 3 is the same as the RNI (request next instruction). It is duplicated because the fall scondition of RPCT in Am2910 can only fall through.




Figure 25. Unconditional Branch.




Figure 26. Conditional Branch.

Figure 29 illustrates the input instruction. In STEP 1, the I/O Port Address is formed by adding 2₀ and X₂. Bus request is sisued for the I/O Port. The desired with of the I/O read pulse is loaded into the Am2910 Loop Counter. The width of the I/O read pulse is (M+2) K cycle time where it is the number loaded. The I/O read signal is turned on. In STEP 2, the bus is held for the I/O address and the loop counter is decremented unfill it becomes -1. In STEP 3, I/O read pulse is turned off but I/O address is held for possible address hold time requirement of the I/O device. On the trailing edge of the I/O read by the I/O read pulse is turned off but I/O address is the I/O read it is strobed into the I/O read pulse is 15TEP 4, the content of I/O register is loaded into R, II, thus completing the I/O read. Bus request is loaded into R, II, thus completing the I/O read. Bus request is issued for the next instruction and microprogram jumps to START1 to refit the piceline.

Figure 30 illustrates the output instruction. In STEP 1, bus request is usused for the I/O Port Address. In STEP 1, the content of R, is transferred to the D register for outputing to the data bus. The I/O write pulse is set and the width of the write pulse is loaded into the Am2910 Loop Counter as in the input instruction. In STEP 3, the I/O address is held untilloop counter becomes – 1. In STEP 4, the content of the D register is stooded into the I/O Port by furning off the I/O Write Pulse. The microprogram jumps to START to refill the pipeline.

The Figures 21-30 illustrate the major instruction types implemented. These are by no means the only possible instructions for the 16-bit computer described. Some other instructions such as stack instructions are shown in the microcode but not in the figures and should be easily understood with the above examples as a quide.

Figure 31 illustrates the implementation of some typical instructions. Instruction 0 is the restart instruction. It jumps to live which is located in location H# 180 because the mapping PROM maps only into the first 256 locations. So it is desirable to preserve these locations for Macro instructions. The initialization routing does the following:

- 1. Turn on I/O reset signal and jump (Inst H#0)
- Set R₀ in ALU to 0 (Inst H#180)
- 3. Set R₀ in PCU (PC) to 0 (Inst H#181)
- 4. Set R₁ in PCU (SP) to H#4000 (Inst H#182)
- 5. Set R₁ in PCU to 2 (Inst H#183)
- 6. Set Rs in PCU to 4 (Inst H#184)
- 7. Turn off I/O reset signal (Inst H#185)
- 8. Initialize conside USART (Inst H#186-H#190)

The microinstruction that executes macroinstructions are grouped as follows:

Туре	Figure	Microinst #
RR Instructions	22	005-00B
RX Instructions	23	005-00B
RSI Instructions	24	01C-022
Branch Instructions	25-27	023-02A
Shift Instructions	28	02B-042
Input Instruction	29	043-046
Output Instruction	30	047-04A
Stack Instructions	- AND	04B-059
Interrupt Instructions		05A-061




Figure 27. Branch and Link.




Figure 28. Shift and Rotate instructions.




Figure 29. Input Instruction.




Figure 30. Output Instruction.

Upon an interrupt, the 16-Bit Computer finishes its current instruction and jumps to microinstruction H#1FF. The interrupt handler works as follows:

- Current PSW is stored in DREG and SP = SP-2 (Inst H#1FF).
- The content of PSW is written onto the stack in memory. PC = PC-4 to flush out the pipeline (Inst H#1F0).
- SP = SP-2 (Inst H#1F1).
 The content of the adjusted PC is written to the DREG (Inst H#1F2).
- The content of the PC is written onto the stack in memory and the vector in the Am2914 is output to the interrupt vector PROM. A vector jump is made following this instruction depending on the interrupt number (Inst H#1F3).
- 6. The vector jump directs to 1 of 8 locations labelled INT₀-INT₀. For INT₁-INT₂, the first instruction disables interrupt in the Am2914 and forces new PC value into PC. INT₀ requires an extra instruction to clear the Am9519. The interrupt vector in the Am9519 is to be determined by the macro interrupt handler.
- 7. This next instruction is the same as the START instruction. The previous instruction cannot jump to START directly because the immediate operand uses the jump address field. The macroprogram resumes at the new PC value.

The instructions implemented cover only a small portion of all possible instructions. Only 137 or 512 microinstructions are used. The rest of the instruction space could be used to vastly enhance the instruction set such as byte operations, storage to storage instruction, storage to storage instructions, etc.




Figure 31. Microprogram for 16-Bit Computer. At appetit have the delicated

ICEOPEOS!	MADISH MICRO ASSEMBLER, VI.1 LAN JOB 16 BIT COMPUTER	- 1	SET ST SELECTES TEALED TEALED TO THE CC: BOOK
***	ALO TRUS, EURR & DAS & CARRICTE COLOT & OFF & VOIR & COFFROL & LATAFATE	M21 11.	ALT 1975,PAIS & BAS & CARRICTE & OUT & VORS & CONTROL & ENTERFEE
	SUBBOUTIES TO FETCH OFEREND FROM MEMORY	;	
- 1	SOURCE IN THE PETER PETER FERN MENON	1	35197 10573ÚCTIONS
1013 FETC	BECFALU TROS. PASSE & DAR & CARRICTL & OUT & WORD & CONTROL & DATAFATE III		SELF LEFT ANITHMETIC 60 351 CC: CST2 SLL B1, CST 81 - SELFT (85) ANITHMETIC LEFT CST PLACES
-	IMMEDIATE INSTRUCTIONS	**************************************	ALU TRUS, PASS & AD & WORD & ORT & CARDICTE & CONTROL & BATAPATE III
į,	LOAD INVESTIGES 21 - 21 41 ESI CC: MONE LI BI, DI 21 - 21	**************************************	ALO 123,7455 C. AS C. VERS C. OTT & CARRICTL & CONTROL & CRISS RATE & BITANTS & MPM.COST, MODE) C. ANGONA SELTITES, ELS, ELS, ELDTS, CDTS, G. PCT.MOP & SPCT \$
•ıc <u>İ</u> ı.	ALTO REC. PASSE & DAD & CARBIETT & OUT & WORD & CONTROL & BATAFATHLANDALAND. & NUM. CONT. REQD. PALES, NWORD & ANZONG & PCU. REST & July States?	***	ALU TUCS, PASS & AS & WESS & GET & CARRECT & CONTION & BATAPATE, LEMAN, 111, & MEM. CONT MEGS, MEDG., , MYGES & ANCHOR & PCU. MEXT & JAMP
- [AND INVESTIGATE BY SELECT SA BELL CC: CEVE	1	SALPT LEFT LOCICAL 80 251 CC: CSTE
ļ	ALJ SEC.ADD & PAS & CASSITE & OFF & VORS & CONTROL & BATESTE	6822 SIL.	ALU 1905. PASS & AD & WORD & OFF & CARRICTE & CONTROL & DATAPATE III
ĺ	OR IMPEDIATE BE - BE CR BE	6027	ALD LUM.PAIS & AS & VOLD & ONT & CARRIETT & CONTROL & COTED BOTO & LITERIE & MEN.COST PRODE & ANCOME SELTER, ET, EZ, ES, LOTS, CDR. & PCB.MOP & EPCT \$
*11 011	ALU BIG.OR & DAS & CARRICTI & OTT & WORD & CONTROL & BATAFATE	****	ALT THTS.PASS & 49 & WOLD & ONT & CARRICTL & CONTROL & DATAPATE
1	EIGLESIVE OR IMMEDIATE 97 BSI CC: CSVE	•	SEA BI, COT BI - SBIFT (BI) BICHT ANTIBOTTIC COT PLACES
•17 jn.	ALU RESERVE À DAR L'EMPTETL & DET & VORR & CONTROL & BATAPATE LDMAR INTE & MDM.CONT REQR.METQMYDER & ANGURA	M31 5141	ALD THES, PASS & AN & PORM & OFF & CARRECT & CONTROL & BATAPATE IEL SECURITY B. & REPLICANT, PROSE & BATAPAT & FOLIOF & LECT
	APD IMPEDIATE AI - BI - DI - DI - DI - DI - DI - DI - D	9635	ALD ANT. PASS & AS & WORD & OUT & CARRICTE & CONTROL & CUTLS EMES & LATIFATE & ADD. COST, MODES & ARDRES & SELTETE, LECKEL, ENGLE, COST, & PCU. GOF & APCT \$
P20 11.	ALT SEC.ADD & DAS & CASSICT! & DET & WORD & CONTROL & DATAPATE	••32 /	ALU TESS, PASS & AP & WORD & ORT & CAPSTOTE & CONTROL & CAPTACE & LOUIS
- 1	SUSTRACT INMEDIATE 93 BSI CC: CSTE SI RI,DI RC: CSTE	Ì	SELTY RIGHT LOGICAL 60 BSI CC: CSYR SRL RI,CST RI - SELTY (RI) RIGHT LOGICAL CST PLACES
21 111	ALD RELIGIONA & DAS & CARRICTE COLQUE OFF & WORD & CORTIGO & ENTRY TO LEMMA DESCRIPTION OF MORE CONTROL AND AND AND AND AND AND AND AND AND AND	M34 121.	AID 1975, PASS & AD & WORD & DET & CARRECT & 4 CONTROL & DATABATE III SETURIS, & HEN.COT, PROID & ARGOR & PRUINCY & IECT
	COMPARE IMMEDIATE 95 RSI CC: CSVI CI BL,DI CC - RESULT OF RI - DI TE CONTENT OF RI IS NOT AFFECTED	0035 /	ALD LDE, PASS & AS & WORD & OFF & CARSTOTL & CONTROL & CRITIS BASS & STREAM & ADMICONT, WOLD & ARDOM SHIFTER, ELE, ELS, SOTE, COM, & POU. NOT & SPOT \$
122 <u>611</u>	ALD TRUS, SUBR & DAS & CARRICTL CORQ: & ORT & VORD & CONTROL & DATABATE & LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPAR LIPA	ee 36 /	ALD THOS. PASS & AB & WORD & OUT & CARRICTL & CONTROL & DATAPATH LANGE, LITTLE, & MEM. CONT REQS. MAIR, , MYGER & ANGREE & POS. PAIR & JANE
. 1	***************************************		20 ATT BIGET AS B1 + MOTATE (B1) DIGST COT PLACES
	PRANCE INSTRUCTIONS	6037 EEL:	ALD THES. PASS & AD & WORD & GET & CARREST & CONTROL & RETEXTATE 221
22 11:	SEALCE UNCOMPITIONAL 76 ET CC: BOSE 5 12(D) FC - (E2) + B ALU 18US, ADD 6 DES 6 CARRICTS 6 ORT 6 WORD 6 CONTROL 5 BTS 6	0030	ALU 136.PASS & AS & WORD & OUT & CARRIER & COVERGE & CRYLS BATA & DATAPATE & MON.COVYMYDIS & BANDAG SELFITS. FL.E.C.S. FORT COM. & PCS.WOP & APCT \$
24 121:	MIN.COAT BECK. MREC MYCHE & AMZONA & POU.TEZ & JMP STARTZ	****	BILL THUS, PASS & AB & WORD & OFT & CHRESCER & CONTROL & BATAPATE SECURITION SECTION & ADDR. CONT. BARRY, MYORD & ANGORA & SECURET & JACK
1	ALU TRUS, PASS & AS & WCRD & OFF & CONTROL & DATAPATE . INTRE		POTATE LETT 91 - 1074T (31) LETT COT PLACES
	BRINCE ON COMPITION 47 RI CC: NOWE BC C, IZ(D) IF CC - 1, PC - (IZ) - B CC: NOWE BLSE PC - (PC) - 2	0031 HILL	ALU TRUS, PASS & AD & VORD & OUT & CARRYCTE & COPYRSE & ENTRIPMY IZE. STREET, E REPLONE, POID & ARONG & PORLOD & LIST
zs ici	ALD THUS, ADD 2 DAS & CARRECT & ORT & WORD & CONTROL & RES & DATAPATELUTESCTHAIR LUMBSLARESPRIES & TEST 57 & MEM. CORT BYOS, MRIQMYCED & AMERICA, COCC PCD. NOP & CJP BRI	*****	ALD LUE, PASS & AB & WERR & GRY & CARRECTL & CONTROL & CRYLD BAFA & MITTERIAL & MDM. CORT
	Black of Attoto	ee3c .	ALD THE PASS & AN E VOID E OFF E CLINTCHE & CONTROL & CONTROL & CONTROL & AND CONTROL & CONTROL & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AND ADDRESS & AN
* <u>'</u>	ALU TRUS.PASS & AB & WORD & OET & CONTROL & TATAPATE III DATA END CONTROL & ANDORS & POLICETT & JPD .EE & MBMCONT BEQB, MYORD &	(RETAIR ALGER TRICOLE CLEAT 40 BM CCC CSVE
	SAL E1,12(0) E1 - PC + 2, PC - [(12) + 5] CC: BORE	9933 3301	ALC 1905.PASS & 40 & boke & OFF & CARRICTE & CONTROL & EXTERNIX III
7 11.	ALU TRUS, ADD & DAD & CARRICTL & CRY & WORD & CONTROL & RTD & DATAFATH LOTRIC THIS LOTRIC THIS LOTRIC THIS LOTRIC THIS LARVEST AND A CORT AND A	*****	PARSES & PCU.NOP & LICT LIU LIN,PASS & AN E VERN & OTT & CARRICTA & CONTROL & CRILD Note & BATARITE & MON.COST, MODE & MASSES SITTEM., EL, ELS, LOTE, CDM, & PCH.NOP & RPCT \$
20 juu		9637 ·	ANGERS STITTES, ES, EC, ES, EOTS, CDM, E PCE-EOP E EPCT \$ ALD TRUS, PASS C AS & VOLD & OFT & CRESTOTS C CONTOC E BATTARTS
	BRANCE AND E REGISTER - 05 BR CC: MONE BALK R1,82 R1 - (PC) PC - (R2)	1	
25 jun.	ALU TRIS, PASS. E DAN & CAMPICET & OFF & WORD & CONTROL & PATAPATH . JETREW . THIR LEMAN ENIS & ALM.CONT MORD & ARCOM & JEULAND THIP SALE		NOTIFE LETT TRACCOLS CLIST: 11: 31, CST TRACCOLS CLIST: 11: 31, CST TRACCOLS CLIST: 11: 31, CST TRACCOLS CLIST: 11: 31: 31: 31: 31: 31: 31: 31: 31: 31:
1 .	AMERICA & PCU.ROF & JMF SALL	anda Pres	ALU TRUS, PASS & AN & WORD & ONT & CARRIERS & CONTROL & DATAPATE III

Figure 31. Microprogram for 16-Bit Computer (Cont.)

	IN PICIC ASSIDISTRY, 11-1 ICE 16 SIT CONCERN INCOME & FEU-ROP & IDET			SET SE ST - 2
20,000	ELIC LEP. FLES & ALL & SOLD & CUT & CHRICTL & CONTROL & CHILD RAFE & DATAPATA & MON. CONT	****		ALU THES. PASS & AB & CARRIETT & CAY & SERE & CONTROL & TATABATE AND LIMING WITH CONT BEGS MYOND & AND A CONTROL OF THE PASS & FELSE & COST.
	ALD TRIS, PASS & AS & WORD & OUT & CARRIETT & CONTROL & DAISHATT LINES,	8837		ALD THUS, PAST & AS & CAPPICTE & CLT & VORD & CONTROL & DATAFATY, LEWIS,, & MEM.CONT REQS.MEIQ, MUDDE & RECORD & PCC.SP & CONT
1.	1/0 Instructions	66.28		ALO 1903, PASSE & DAD & CARRICTE & COT & WCRY & CONTROL & LATAPATE . LOTREC IMAR. LIMB LATE. & MET. CONT BEQLAREQ MODE & APISSE & MO. FOF & CONT
		****	,	ALU TRUS, PASS 6 AB 6 CAPATOTE 6 ORT 6 VORD 6 CONTROL 6 TATTATT (RETRIEF 6 JAF SELET 1 MINICORT, MYCED 6 TATTATE (FOR JUNE 6 JAF SELET 1)
. "	IN SI, EXC. SOME ALL TIDE, APP & ELECTION OF E CONTROL E STR. & ALL TIDE, APP & TAN & CANACTE & OTT & VAND & CONTROL E STR. & BATHART SILL TEACH, LINEAR, DATA, C. NOW, CONT. BIOS., ERRC., PROMP & BATHART SILL TEACH & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPEEL ANDREAS & FULLED & LECT & SPE		15.4	INTERPRETABLES
	ACT & scape & TIO & CONTROL , DOING & CREEK BAP & CANCER ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMENT ATTACHMEN		+2	LOAD INTERRUPT MASE CA BI CC: BONE LIM DI LOAD LOVER STEE CF BI INTO MASE REGISTER
	ALL & NORD & CET & CONTROL , ICEN., & CHTLS BAFF & LITERATE & FIN.COLT , LENG, MODD & ANDROA & FOUNDE & CORT	0031	150	ALV TRUS, PASSE & DAR & CARRICTE & DET & WORD & CONTROL INFERIE & CRIT & RET & ELIZABET & ELIZA
	ALU BIC. PASSE & DAY & VOID & COT & CAMPICTL & CONTROL & DATAPATT LOWAR TOUR E MEM. CONT BEQD MODED & MCCOM & PCC. MCCOP PP. STABIL	» :	574,Î	EI Deable Interaupt States
	GTT E1,12(D) POST (E2) + 3 - (E1)	****	i i i i	ATU TRUS, PASC & AR & CARRECT & GRE & WORD & CONTROL INTRINS & CATLE NOFF & PATPATE III LI-AR, FII 6 MEM.CONT REGR. MARQ MWCSE AMOJOS & PULMET & JUNE
	ALD THUS, ALD & DAS & CLEATETE & ONT & WOLD & CONTROL & RTS & ELTHATT	3:	1000	DISPANCE INTERNET, CO CTL CC:NORE
22.2	ATO TRUS PASS & AD & CARRICTL & OFF. & VORD & SCATTEL , TORK, & CATLD FOFF & LATASATA & PUB., COST , , REEQ., , WORD & AMOUNT & PUBLIC & LECT BOOK!	003C	11 °	ALD TRUS, PASS & AN & CARRICTL & ORT & WORD & CONTOL INTRIES & CATEF 8770 & DATAFATE FIRE LEVAL, LEVAL, LIL & MEM.CONT BACK, MRIQ MACAN ANGRE & PCUNETT & JACK
127	ATT C WOLD C CONTROL C OFF C INTRACTOR CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL CONTROL	· .	1783	BITURN FROM ENTERPRET BIT PC + (SP) PSW - (SP-2) SP - SP + 4, INTERPRET ENREED
-71	ALL & WORD & CONTROL . IGEN. & COTES RAFF & GET & FIRST & PLANT ****	711	ALU TRUS.PASS & 13 E CARRICTE & OUT & WORD & CONTROL & DATAPATR POLICE LOUT E MEM.CONT REQPPROLE & ANCIGNA & POLICE & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL	
	STACE OPERATIONS	1000	tre.	ALL TRUE, PASSA & DAD & CARRICTE & COT & WOAD & CONTROL & DATAFATE LOTAES EMEM. CONT REQUIRES MADED ANGES & PEOLOGY & CONT.
	Prof 1511794	0057	315	ALU TRUS, PASS & AD & CARRYCTL & ORT & WORD & CONTROL & DATAFATE , INTELS
(, .	(\$f - 41) = 12 (\$f - 2**) - 18 47 - 47 - 2**	****	2115	ALO TATS, PAST & AT & CARRICTE & ORT & WORD & CONTIOL , , INTRIES & CRILE POPD & BATAPATH , LONGS & MEM. CONT REQS, , MYCRD & REGGE & PCO.SP & CONT
i i	ALC TREE, PASS & AD & CARRICTE & ONE & VORD & CONTROL & DATAPATE 141 PROPERTY & PROPERTY AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTROL AND A CONTR	***1	1.1.	ALU 1805, PASSE & DAS & CARRICTE & OFT & YEAR & CONTROL
	ALD THES, PASS & AP & CAPACETE & OUT & WORD & CONTROL & LITERATE BLOCK ELECTRIC CONTROL & ADD. CONT. ELECTRIC MODILE & CONT.		,	THE THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN THE PERSON NAMED IN TH
	ALL THIS, PASS & AD & CARRIETS & OUT & VORD & CONTROL & DATAPATE . LETT, INC. SEC		16.1	INITIALIZATION ROSTINES
	ALL THIS, PASS & AF & CLERICIT & OUT & WORD & CONTROL & TAIRING TO THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL AND THE CONTROL	#180	C7.2	-020 Extest on a 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3 to 10-3
	POT 315157185 C1 12 CC: NONE 107 32,11 12 - (57) 11 - (57 - 21) 13 - (57 - 24) 15 - 57 - 274 17 - 57 - 57 - 274	0100	19191	ALD BIO PASSE & DIS & WORD & OTT & CARRYCTI & DATAPATR & RIM COST , SAIQ, MYORE & CORTAGI BOH, , & CRIES OF IMPO PROPERS & COST
			, re-	INITIALIZE REDISTERS IN AM20014 20 - 0, 21 - 40005, 24 - 2, AND 25 - 4
••	ALD THUS, PASS 6 AS 6 CARRICTL 6 OFF 6 VORD 6 CONTACT 6 AND AND AND AND AND AND AND AND AND AND	#101		ALD E WORD & CONTROL INTRIES & CUTLE MOTO & DATAFATR & MDM.CONT MRTQ., MWORD & ANDROG & PCU PCUDE, 18, 28 & IMMD Excess & CONT
	AIR PASS & AB & CALARICTE & ORY & VOID & CONTROL & STARRICT AND CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CO	0182		ALU C VORD & CONTROL INTRIDU & CRILD BOTE & DATATE & FUN. CONT BEZZ MOORE & REGORD & PER PRODUCT ALS IN I I MAD Decess & CONT
	ALD THES, PASS & AP & CARRICTL & OUT & VORD & CONTROL & SETANT LATER AND A CONTROL & SETANT ACCOUNT AC	6162	·	ALU E VORD E PCU PCUDZ.A4.74 E CARRICTE E DATAPATE E
	ALU 1905, PASS & AS & CARBICTL & CET & WOED & CONTROL & LITHALTH ALL DARK DE MEM. CONT RECD. MERG., MYORD & MYORD & PROCESS AND ALL DARK DESCRIPTION OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE	8184	1	ALU & DOED & PCU PCUDI, AS. 25 & CARRICTE & DATAPATE & MEM. CONT 227Q MOCED & IPHD Reseet & CONT
	SUPPORTINE CUTT CE IT CC: NOME (21 - 2) - (bc) (2 - 2) - (bc)	0105	í . ,	ALU L VORD & CONTROL , IODN., & CRILB EFFT & DATAPATE & MEM.CONT , , BRIQ, , MORD & ANZON & F.CU. NOT & CONT
		6186	; ···	ALU RES, PASSE & DAD & WORD & OFF & CARRECTL & DATAFAIR & MEM. CONT & CONTROL ROW & CHILD 18 & 14MD EFFFF & CONT
LLI	ALU TIOS, ADD & DAD & CARDICTL & ONE & VORD & CONTROL & DID & CARDICTLE & DID & CONTROL & DID & CONTROL & DID & CONTROL & DID & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL & CONTROL	9107	,	AND BESTATE & CORT ALU BEG. FASSE & DAB & WORD & DET & CARRECTL & DATAFATE & MEM.CORT & CORTROL NOW & CRIB 28 & HAND BESSECE & CORT
	ALT THIS PASS & AN & CARRIETT & WORD & CONTROL & PAIRATT AND TOTT HED & MIM.COAT BITS MILE, , , MODER & MIXES & POLICEP & COST	6186	1	ALU E VORD & CONTROL & DATAPATE & MEM.CONT & JSS TOV
	ALU TRUS, PASS & AR & CARRICTE & OFF & VORD & CONTROL & LATATE . LETATS	0100	, -1.	ALU BEG, PASSE & DAP & VORD & OFF & CARPTOTL & DATAPATE & MEM. CONT & CONTROL ADM & CHYLD 28 & IMMD E48835 & CONT

Figure 31. Microprogram for 16-Bit Computer (Cont.)




Figure 31. Microprogram for 16-Bit Computer (Cont.)

SECURITY ADSTROP OF CRESCAPE SE

MICROCODE TRANSLATION

It is other convenient for the microprogrammer to assign microword fields such that they occupy positions that differ from those in the actual hardware implementation. This is often the case when the microprogrammer, for convenience, allocates bits according to the functions to be performed and then needs to translate the object code produced by AMDASM* to be consistent with the hardware microprogram memory design.

There is another instance where the ability to shift bit assignment is important to the engineer. As a given product evolves, bits may be added or deleted from the original microword format. When this occurs, a mapping function is desired to minimize hardware changes.

The program in SYSTEM/29* that performs such a mapping function is called AMSCRM. The AMSCRM maps the output of AMDASM (logical bit pattern) into the bit pattern that is consistent with the 16-bit computer hardware. A table of the logical to physical mapping is shown in Table 3.

ENGINEERING MODEL AND MACROCODE

With the proper tools - designing, microprogramming, prototyping and checking out a new computer design is not overly difficult. The major tools used for the high-speed 16-bit design described in this application note was System 29(1). System 29 is a software driven hardware prototyping system which allows microprogramming, hardware design/checkout, and macroprogramming (programming in the language of the target machine) to occur simultaneously. At the point where the design is reasonably rigid, and the hardware is mostly fabricated. System 29 allows the engineer to create "instant" microprograms to check out the new computers' internal data paths. Microprogram software support features of System 29 also allow the engineer to single cycle, single instruction step, instruction trace, and trap on pre-specified events coming true. Simultaneously with this initial internal check-out, the microcode for some very simple machine instruction should be written (i.e., load register, add register, or register, etc.). The next step is to check out the main memory paths with load and store instructions. At this point, a reasonable

Table 3.

WORD MODE - 8, BITE MODE - 1 EMAREL A LATCE ON AM2923 EMAREL TO TOUT ON AM2923 EMARLE B LATCE ON AM2923 INSTRUCTION LINES FOR AM2983 93 92 91 98 18-18 DATAPATE BITS HABLE TRANSPER BEG
LOAD TRANSPER BTG
LOAD TRANSPER BTG.
LOAD TRANSPER BTG.
LOAD TRANSPER COUNTER
FOU TRANSPER COUNTER
LOAD HOUSE ADDRESS RECISTER
LOAD TO THE COUNTER
MARKE ZE RECISTER TO DA BUS
SHIPT COUNT ANCIES ADDRESS
ENTREC LDTREC ENCTR INC PCUCD PCUCD 77 76 75 74 73 72 71 78 69 68 67 88 79 78 77 76 75 74 73 72 78 69 68 LDHAR LDD ZII Inzo Psv BRITH F TO B-BAH = 1 (DEFAULT), F TO Q-REG = 6.

AND = 1 (DEFAULT), SUB = 6.

FOU SOURCE CONTROL

FOU A-BAH SELECT MEMORT CONTROL 53 52 51 58 49 52 51 58 45 DENS TEMBLIATE FILLD TO DA DES TEMBLIE - 1 INCOMPOSATION DE MARIE ANGULA DEFENDAÇIA DE MARIE MAR 56 47 46 45 44 INTDIS INTELEM SEFTEN 42-35 BITS TO BE STRORED BY CONTROL STRORES OUTPUT EMBRIE OF COMPTIONAL TIST
FMABLE ZERO FLIG UPPATE
FMABLE SIGN FLIG UPPATE
FMABLE SIGN FLIG UPPATE
FMABLE SIGN FLIG UPPATE
FMABLE NEED OF THE UPPATE
FMABLE NEED OF THE UPPATE
FMABLE NEED OF THE UPPATE
FMABLE NEED OUT CONTROL
ANCOME CARRY OUT CONTROL
ANCOME CARRY OUT CONTROL ES EOVE CEN CEU II2 II1 AM2918 MEIT ADDRESS SONTROL SHARED FIELD FOR HELT ADDRESS OR IMMD

. 5

instruction sub-set should be microprogrammed (a phase 1 instruction set) that will allow a simple monitor to be written in the larget machines's language. This monitor should run on the target machine and provide commands for: memory display, memory store and jump to memory location. The phase 1 instruction set and simple monitor now provides the basic foundation for completing the full computer design.

The standard System 29 configuration provides automatically for microcode and hardware development. In order to efficiently develop and implement the target machine's software, a target machine assembler and a mechanism for loading the machine's main memory must be provided. System 29 uses an Am9080A microprocessor, dual floppy disks, and a full function disk operating system to support microprogrammed hardware and firmware development. The Am9080A microprocessor can address 64k bytes of memory. The disk operating system uses only the first 32k bytes and the remaining 32k is used to memory map (page) functions from the hardware development side. Through this mechanism, the designer has the ability to directly load and manipulate microprograms, monitor hardware functions, etc. There are extra enable lines from the page register which allow the System 29 user to map other functions into the support processor's upper 32k of memory.

The main memory of this 16-bit high-speed computer design was mapped into the support processors upper 32k via one of the unused page register enable lines. Besides the normal 16-bit interface, a simple 8-bit interface was added to the main memory thus making it a simple two port memory. When the 16-bit computer is halded (via a System 92 command) location of 01f-bit main memory would be addressed as location 8000 hex of System 29 support processor memory. Location 1 would be 8001, 2 would be 8002, etc. This affected a mechanical link between the 16-bit protohype design and System 29.

In order to efficiently write a reasonably complex piece of software (such as a simple monitor), an assembler for the target instruction set is needed. Since this 16-bit computer design is not exactly like any other 16-bit computer, ready to run software tools are not available. A macro assembler is available as an optional enhancement to the System 29 software base. Even though this macro assembler is for programming in Am9080A assembly language, there is a user installable patch which will disable all of the Am9080A operation codes (Figure 32). With this patch installed, the user may now write a macro library defining the target machine's instruction set. It is not necessary to code the entire instruction set, as the first level of programming for the new machine (simple monitor, etc.) will be using only the phase 1 instruction set. A complete macro library of the AMD highspeed 16-bit computer phase 1 instruction set is contained in Appendix B.

Now that the tools are in place, it is relatively simple to code and implement a simple monitor for the target machine. Appendix C contains the complete simple monitor listing for the AMD highspeed 16-bit computer. Only the phase 1 instruction set was used which does not include byte instruction, call and return instructions, stack instructions, any special instructions, etc. This simple monitor understands three commands: Display (D), Store (S), and Jump (J). Typing D followed by an address value will display 256 bytes of main memory beginning on the address given (rounded back to the nearest eight word boundary). Typing an S followed by an address, followed by data, will store the data consecutively, on a nibble basis beginning at the given address. Typing in J followed by an address will cause the processor to begin execution at the main memory location given by the address. Commands, addresses, and data must be separated by at least one delimiter (space, comma, or period).

The change file shown below can be integrated into MAC to produce a new program, which we will call MAC29. The MAC29 program will not recognize 8080 mnemonics, but will recognize all the MAC pseudo operators and antihmetic functions.

	1 1	P	MACRO	ASSEMBLE	R "MAC" CHANGES TO DISABLE 8080 OPCO	DES.
0019	=	RT	EQU	25	;8980 REGISTER NAME	
DBIA	=	PT	EQU	26	; PSEUDO OPCODE TYPE	
2561		TAREA	EQU	2561H	FREE AREA IN TOKEN MODULE	
		1 X .	_			
2444			ORG -	2444H	OVERLAY INX H MOV B,M RET	
2444	C36125	5	JMP	TAREA		
		3 00 000				
2561			ORG	TAREA		
		:	TYPE I	S IN THE	ACCUMULATOR	
2561	PE19	• •	CPI	RT	BELOW RT IF ARITH OP	
2563	DA6925	i	JC	TYPEOK	į.	
			CP I	PT	:PSEUDO OP?	
			RN2		RETURN WITH NON-ZERO FLAG	
2300	-			ITSE. PSEC		
2569	23	TYPEOK			Я	
					:SET ZERO FLAG	
2300	.,	7				
2560			END			
	2561 2444 2561 2561 2561 2563 2566 2568 2568 2568 2568	2561 FE19 2563 DA6925 2566 FE1A 2568 CO 2569 23 256A 46 256B BF 256C C9	981A = PT TAREA 2561 = TAREA 2444 2444 C36125 ; 2561 F19 2563 DA6925 2566 F1A 2569 23 TYPEOK 2560 BP 256C C9	1019 = RT	## 10019 = ## 1	### EQU

Figure 32. Macro Assembler Disable Opcode Patch.

After writing the monitor, and putting it onto floppy disks via the System 29 editor, it must be assembled using the modified macro assember (described earlier). The result of the assembly is a her file which is suitable for loading into the 16-bit computer's main memory. This hex file is now loaded into support processor memory beginning at location 8000 hex. As discussed previously, this is mapped at location zero in the 16-bit computer's main memory. Assuming the microcode is loaded and a terminal is connected to the 16-bit computer, the monitor in 16-bit main memory may now be executed. The complete System 29 session from editing and assembling the monitor to loading and executing it is given in Appendix D.

SUMMARY

As can be seen throughout these application notes, designing a high performance Bipotal microprocessor system is a straightforward task. The Am2900 Family is ideally suited to provide building blocks for the vanous elements of the computer. These micrude the Computer Control Unit, the Central Processing Unit, the Program Control Unit, the Interrupt Structure and the various bus controls. Toogther, these elements allow the designer to

build computers using the current state-of-the-art architecture with LSI building blocks.

As technology improves, Advanced Micro Devices has been able to redesign these building blocks to ofter increased performance. Thus, the Am2901 has evolved through an Am2901A, then an Am2901B and now an Am2901C is in the planning, in addition, the Am2903 offers additional architectural advantages and soon an Am29103 will provide additional speed and performance features. Similarly, the microprogram sequencer area began with the Am2909 and Am2911; then was followed by the larger Am2910. Soon, the Am2909A and Am2911A will provide higher speed in the microprogram sequencer area and will be followed by an Am2910A.

Thus, the future for Bjodar LSI building blocks includes not only more advanced product designs oftening higher levels of inlegration and new functions for new architectures, but also offers higher performance versions of the already existing products. Advanced Micro Devices is committed to providing high performance Bipolar LSI circuits utilizing proven technology designed to operate over the full mitiary operating range as well as the commercial operating range. As always, these products continue to meet the performance requirements of MIL-STD-883.

Processor's suscer all and many.

The man range of the stability speak compared angular department of the stability of the many stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of the stability of t

production for a service in some that it is part to discuss that it is a most of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the production of the

MACCO The DANGE STREET WINDOW AND STREET STREET WAS DRIVEN BY AND STREET AND AND STREET STREET = 010ti 74 a 1025 2144 2444 C26125 sorengicus suc ar ex 2563 DA6925 2505 FELA 2563 CD NAT -0 2569 23 M.8 250A 46 900 255c c9 0.00

Figure 37. Micro Assembler Gisson Coulde Pines.

APPENDIX A Complete D		tion of	Instru	ctions		LietA				48.59	40	
1 12	(1	1	1.5	1 .0	50					1	11	45
OAD	RR.	RS, SS			4.00-00-	sı	JBTRACT	BR	. RS. SS	L		
OP	T -			1	gr)			T.		1	1	
, OP	R ₁	R ₂		1		L	OP	R ₁	R ₂			
	T				RX,	asi _		Т				RX, RS
OP	R,	X ₂		đ		┙┕	OP	R,	X ₂	<u> </u>	đ	
he second ope y R ₁ ,	erand is	loaded in	nto the ge	eneral re	gister speci		e second op places the fir			ted from	the first	operand and
TORE	1 2		· As	,FI	90		BTRACT W	TH CAS	DV .	51116	entre of	and the
110000	RR,	RS, SS	(access and	da. ora a ra			JBITACT W	T	RF	7 - 2 1	Edit di	
OP	Α,	R ₂	1 7	0	90		OP	R ₁	R ₂			
-	-	-	1 50	1	RX,	ası .				30 44	0.0 1	RX
			sers w	ot act at	percia et co	7 6	OP	R ₁	R ₂		d-	
OP The first opera		operan	/R ₁ is :	stored a	it the local	firs	e second op	erand (1	6 bits) v			ted from the
he first opera becified by the	and spe	cified by	R ₁ is:	stored a		firs	e second op it operand ar	erand (1 nd replace	6 bits) ves the f	irst opera		50
he first opera pecified by the	and spe	cified by	/R₁is:d.	stored a	ARAHO TI	firs	e second op it operand ar	erand (1 nd replace	6 bits) ves the f	irst opera	and.	50
he first opera pecified by the	and speces second	cified by operan	/R₁is:d.	stored a	ARAHO TI	AN	e second op it operand ar	erand (1 nd replace	6 bits) ves the f	irst opera	and.	70 - 40
he first opera pecified by the	and speces second	cified by operan	d.	stored a	90 90 . 40	AN	e second op it operand ar	erand (1 nd replace	6 bits) ves the f	irst opera	and.	50
DD OP OP he first operan	RR.	RS, SS	R ₁ is :	Rational and the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	90 90 RX, F	AN Cases The	e second op t operand ar	RR, R ₁	6 bits) vies the f	irst opera	and.	RX, RS
DD OP OP openies operance first operance first operance	RR.	RS, SS	R ₁ is :	natu	SO RX, F	AN AN The the	e second op it operand an D	RR, R ₁	6 bits) vies the f	d the sec	and.	RX, RS
he first operation of the first operation operation of the first operation operation operation operation operation of the first operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operation operatio	RR. R1	RS, SS	R ₁ is :	d operand	90 80 RX, F	AN AN The the	OP OP OP OP OP	RR, R ₁	6 bits) ves the f	d the sec	and.	RX, RS
DD OP OP OP OP OP OP OP OP OP OP OP OP OP O	RR. R1 dd is adddd.	RS, SS	R ₁ is :	d operand	SO RX, F	AN AN The the	e second operand all D OP OP OP OP	RR, R1 R1 RR, RR,	6 bits) ves the f	d the sec	and.	RX, RS
he first operand OP OP OP	RR. R1	RS, SS	R ₁ is s	d operand	SO RX, F	AN AN The the	OP OP OP OP OP	RR, R ₁	6 bits) ves the f	d the sec	and.	RX, RS
DD OP OP OP OP OP OP OP OP OP OP OP OP OP O	RR. R1 dd is adddd.	RS, SS	R ₁ is s	d operand	40 90 RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F RX, F	AN AN The the	e second operand all D OP OP OP OP	RR, R1 R1 RR, RR,	6 bits) ves the f	d the sec	and.	RX, RS

XOR

OP R₁ R₂

			RX, RS
ОР	R,	X ₂	d .

The logical difference of the first operand and the second operand replaces the first operand.

TEST IMMEDIATE

OP R₁ X₂ d

The first operand and the second operand are logically ANDed. The contents of R_1 and X_2 are unchanged.

COMPARE

OP R₁ R₂

			RX, RSI
ОР	Rı	X ₂	• ni koru ku d i 2016 bi Grego

The first operand is algebraically compared with the second operand. The result is indicated by the condition code.


COMPARE LOGICAL

OP R₁ R₂

The first operand is compared logically to the second operand. The result is indicated by the condition code.

RR

MULTIPLY



OP R₁ X₂ d

The first operand ($R_1 = 1$) is multiplied by the second operand and the 32-bit product is contained in R_1 and $R_1 + 1$ registers. R_1 must be an even address. The sign of the product is determined by the rules of algebra.

MULTIPLY UNSIGNED

OP R₁ R₂

		2.5	RX
ОР	R ₁	X ₂	d

The first operand (R_1+1) is multiplied by the second operand and the 32-bit product is contained in R_1 and (R_1+1) . R_1 must be even.

LOAD BYTE

OP R₁ R₂

			RX, RXI
OP .	R ₁	X ₂	4

The 8-bit byte stored in the low order byte of the second operand location is stored in the low order byte of R₁. The high order byte of the R₁ is set to zero.

INSERT CHARACTER


OP R₁ R₂

			1.1	7. 1	RX, RSI
OP .	R ₁	X ₂	3	d	

The byte at the second operand location is loaded into the low order byte of R_1 without changing the contents of the high order byte of R_1 .

STORE CHARACTER

STORE BYTE



OP R₁ X₂ d

The least significant byte of the first operand is stored in the

location specified by the second operand. The other byte of the resecond location is unchanged.

	1 121	RR, RS			H2594	OR BY	16		RR, RS			AO E	
OP	R,	R ₂	8 1 /		90		OP	- R ₁	R ₂	×.	,8	1	40
		- ;	ACK	12 4- 5	RX	<u> </u>		٠.				S	RX, R
ОР	R,	X ₂		d	EQ0		OP	- R ₁	X ₂	Γ		d	
The bytes spe changed. When the low order b	the ope	rand spe	cifies a reg	ister (i.e.	. R ₁ , R ₂) only	operar	ds repl		st opera				st and seco The high ord
4. 1	4"		_S Fi U	Holy 180	- HONTE	!					И	-	40
YTE SWAP	97.3	RR, RS	SHOWER	::4.1×:	FOND BLACK TOND BLACK	XOR B	YTE,	160 M5 1 11 160 1	RR, R			net Sudi	5.77 35 6. 9.736 9773
	R ₁	R ₂	7	7			OP	R ₁	R ₂				
and the fact that we will store	44.74° (00° 74)	rule and mercining			RX	14.51							RX, R
OP	R ₁	R ₂	Ha)N	d .	M2 550		OP	R ₁	X ₂	.;	, 12	d	9.3
to the register	r specifie	ed by the	first opera	nd.	O The stock or	byte of	ids repl	set to zero	st opera o.	nd low			
the two bytes on the the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the register of the regis	r specifie	ed by the	first opera	nd.	O The stock or	operan byte of	ids repl		st opera o.	nd low			he high ord
to the register	r specifie	ed by the	first opera	nd. Only, star	O The stock or	operan byte of	ids repl	set to zero	st opera o.	nd low			he high orde
OMPARE LO	GICAL B	YTE RR, RS	first opera	nd. Only, star	The stock points to the add	LOAD	PROGI	RAM STA	TUS W	ORD	order t	d d y loca	The high order
OMPARE LO	GICAL B	YTE RR, RS	first opera	nd.	The stack points on the add	LOAD	PROGI	RAM STA	TUS W	ORD	order t	d d y loca	The high order
OP OP	GICAL B	YTE RR, RS R ₂	first opera	nd.	A ADDITION ON THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COM	LOAD A 32-biby the	PROGI	RAM STA	TUS We R2 ided from as the G	ORD The current	order t	d d y loca	The high order
OP OP	GICAL B	YTE RR, RS R ₂	first opera	nd.	A ADDITION ON THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COMPANY OF THE COM	LOAD A 32-biby the	PROGI	RAM STA	TUS Williams R2	ORD The current	order t	d d y loca	The high order
OP OP OP OP OP OP OP	GICAL B	YTE RR, RS R ₂	first opera	nd.	A ACC OFF	LOAD A 32-bi by the	ds replication of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o	RAM STA	TUS Word Regarded from as the office of the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Rega	ORD The current	memor t PSW.	d d y loca	Re high order
OP OP OP OP OP OP OP	GICAL B	YTE RR, RS R ₂	effect opera	operancon code.	O A ASSESSED OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A COMPANY OF A	LOAD A 32-biby the	ds replication of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o	RAM STA	TUS Word Regarded from as the office of the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Regarded from the start Rega	ORD The current	memor t PSW.	d y loca	Re high order
OP OP OP OP OP OP OP OP OP OP OP OP OP O	R ₁ R ₁ R ₁	YTE RR, RS R ₂	first operators of the property of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the condition of the c	and. On the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the pr	A septemble	LOAD A 32-biby the EXCHA	PROGI	RAM STA	R ₂ H STATE	ORD The the course	memor t PSW.	d y loca	R.
OMPARE LOI OP OP OP OP No relative to the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the results of the resu	R ₁ R ₁ R ₁	YTE RR, RS R ₂	if first opera	ond. ond. ond. ond. ond. ond. ond. ond. ond. ond. operand. operan	g approach out of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property	LOAD A 32-biby the EXCHA	PROGI	RAM STA	R ₂ H STATE	ORD The the course	memor t PSW.	d y loca	R.

POP

OP


SUPERVISOR (CALL					3198	no RX
OP	R,	X2	22	E	d	CP	,
OLD PSW → [([(X ₂) + d] + 4	X ₂) + d → NEW	PSW					
Ė			şX	.6		60	
SET, CLR.,COM	APLEME	NT, TE	ST BIT	PSW		9 20 L	70
OP	N	1		oles et	197.0	F lo	9 (C
The condition fl plemented, or te						d or tes	
CALL .					1	-0	RX
ОР	R ₁	R ₂	ıX.	,A	d	90	
Jump to the me and push PSW	mory loc (16:31)	cation sp onto sta	pecified ck.	. 1		ond ope	
RETURN			wit :	TATE	169,	Ming	
ОР	×	×	0				
POP STACK STACK → PSV	V (16:31)			to or	wan too	t gu
OP	х	х	61	1 4	-		
PSW R ₀ -R ₁₅ + STA	СК						wer wer

x

P/PUSH

		RF	3 88		marrian and a sign of the
OP ·	R ₁	R ₂	,я	,n	40

R1 THRU R2 → STACK




STACK - R, THRU R2

LOAD STACK POINTER LOAD STACK LIMIT LOWER LOAD STACK LIMIT UPPER 29, 1912

OP :	R ₂	d
1		
ORE STACK POIN	TER	0 6 90

STACK		a transaction that the service and	-
 	 	Subsect and as resolved	нх
OP	 R,	d	

The stack point, stack limit lower or upper is read from or written into the address defined by the second operand.



The addresses specified by R_1+1 and R_2 define two tables, R_1+1 address is the top location of a table to be translated, R_2 address the first location of the translation table. The value (one byte) pointed to be the R_1+1 address is indexed by (added to) the address value of R_2 to find the translation code. This translation code replaces the value pointed to by the R_1+1 address. After one byte is translated, the length is decremented and the address of R_1+1 incremented and the instruction repeated, until the length equals zero. This instruction is interruptable. If this instruction is interrupted, the PC is left pointing to this instruction so that this instruction can be resumed after the interrupt service is complete.

MOLATE	AND TES	ST AF	7		
OP	R,	R ₂	:8	,a	40
		R,			
164	IGTH	,			
CEN	-GIN		N.	n,	10
ADD	RESS			1	
	75.0	R ₂			er rock not a
					.pr.5-
ADD	RESS				
E LONG	10	BA		-8	1 1000 2
OP -	R,	R ₂	eX-	В	1
LEN	GTH	2 2	dailer		
	GTH RESS	2 2 4	rta ñei		scend open
		Q + 4	ก่อ กับ ก		ecenid open
ADD		Q + 4			ent most theory congo turnes congo, putar
ADD ADD	RESS RESS	R ₂	A Boll	n adres	engo turasa engo, nual
ADD ADD	RESS RESS	R ₂	A Boll	h adres	engo turasa engo, nual
ADD ADD es bytes deach trans	RESS RESS efined by	R ₂ y R ₁ to f	R ₂ . Both	n adres	ses incremen
ADD as bytes dieach trans	RESS RESS efined by ster, This	R ₂ y R ₁ to F s instruct	B S2. Botton is in	n adress	ses incrementable.
ADD ADD es bytes deach trans	RESS RESS efined by	R ₂ y R ₁ to f	B S2. Botton is in	n adress	ses incrementable.
ADD ADD es bytes di each trans	RESS RESS efined by ster, This	R ₂ y R ₁ to F s instruct	B S2. Botton is in	n adress	cago timasa cago attar cago attar cago attar
ADD es bytes di each trans	RESS RESS efined by ster, This	R ₂ y R ₁ to f s instruct	B S2. Botton is in	n adress	ses incremenable.
ADD ADD es bytes di each trans	RESS RESS efined by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by S	R ₂ y R ₁ to f s instruct	B S2. Botton is in	n adress	ses incremenable.
ADD ADD es bytes di each trans	RESS RESS efined by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by Sifer, This by	R ₂ y R ₁ to f s instruct	B _c B _c B _c B _c B _c B _c B _c B _c	In adress the most of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the property of the prop	cook timese

Compares the first operand against the second operand. The length is decremented and the address incremented after each compare. When length = zero of the bytes compared are not equal, the instruction is halted.

EXECUTE

2.6300 recursive RX


The upper 16 bits of the instruction at the second operand is 'OR'ed with R₁ and executed.

DECIMAL ADD



Nibbles in operand 1 and operand 2 are added. The result is placed in operand one.

DECIMAL SUBTRACT



Nibbles in operand 2 are subtracted from nibbles in operand 1 and the result is placed in operand 1.

DECREMENT INDEXES



 $R_1=1\rightarrow R_1$, subspace expectly to be from each signs product this $R_2=1_{\{2\}}\rightarrow R_2$, and consider a publishmouth some in the constraints

One is subtracted from R_1 and the result placed back into R_1 . One is subtracted from R_2 and the result placed back into R_2 . R_1 and R_2 may specify the same register with will effectively subtract two from that register.

SHIFT RIGHT ARITHMETIC SHIFT RIGHT DOUBLE ARITHMETIC

RX, RSi

The contents of R₁ for single shifts and R₁, R₁ + 1 for double shifts are shifted the number of places specified by the second

The contents of H₁ for single shifts and H₁. H₁ + 1 for double shifts are shifted the number of places specified by the second operand. The sign bit is unchanged. Bits shifted in are set equal to the sign bit. Bits shifted out are shifted through the carry bit.

ROTATE RIGHT DOUBLE

OP R₁ R₂ d

The contents of R_1 for single shifts and R_1 , $R_1 + 1$ for double shifts are rotated right the number of places specified by the second operand.

SHIFT LEFT ARITHMETIC SHIFT LEFT DOUBLE ARITHMETIC

OP R₁ R₂ d

The contents of R_1 for single shifts and R_1+1 for double shifts are shifted left the number of places specified by the second operand. The high order bit (sgin) bit) of the register a register pair is unaffected by the shift. Low order bits are filled with zeros. If a bit unlike the sign bit is shifted out of the position adjacent to the sign bit, the overflow flag is set.

ROTATE LEFT

OP R₁ N d

The contents of R_1 for single shifts and R_1 , $R_1 + 1$ for double shifts are rotated left, the number of places specified by the second operand.

SHIFT RIGHT LOGICAL SHIFT RIGHT DOUBLE LOGICAL

OP R₁ R₂ d

The contents of R_1 for single shifts and R_1+1 for double shifts are shifted right the number of places specified by the second operand. High order bits shifted in are zeros, low order bits shifted out are shifted through the carry bit.

SHIFT LEFT LOGICAL SHIFT LEFT DOUBLE LOGICAL

OP R₁ R₂ d

The contents of R, for single shifts and R₁, R₁ + 1 for double shifts are shifted left the number of positions specified by the second operand. High order bits shifted out are shifted through the carry bit. Zeros are shifted in R₁ for double shifts must be even

INPUT WORD

OP R₁ R₂

OP R₁ X₂d

One 16-bit word of data is read into the first operand from the device which is addressed by the contents of the second operand.

STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE

to ones tende e

HYBLIGH

RX

INPUT BYTE

OP R₁ R₂

One byte of data is read into the low order 8 bits of the first operand from the device which is addressed by the contents of the second operand.

OUTPUT WORD

OP R₁ R₂ at

OP R₁ X₂ d

The 16 bits of R₁ Is sent to the device which is addressed by the contents of the second operand.


OUTPUT BYTE


OP R₁ R₂

OP R₁ X₂ d

The low order 8 bits of R_7 is sent to the device which is addressed by the contents of the second operand.


BRANCH





Unconditionally branch to the location specified by the second operand. The first operand is not used.

BRANCH ON CONDITION 1 13.129 HI 14573



OP	СС	R ₂	na / named cores

Branch to the location specified by the second operand if the condition code specified in the first operand postion is equal to the current PSW status bits.

Condition codes are:

Carry	= B / 11 11 11 11	(Sign=0)	- 1
No Carry	- A.11,5 xzz 116,58 1	Minus	= F
Zero	= 5	(Sign=1)	
Not Zero	= 4 THOMAN STIV BEA	1's Comp>	= 9
2's Comp>	= 0 ::	1's Comp<	= 8
2's Comp<	a 3 10), 8 #12 (10), ST	1's Comp>	= C
2's Comp>	= 2	1's Comp<	= D
2's Comp<	= 1	Overflow	= 7
Plus	= E	Not Overflow	= 6

#150 441 1317.6 592 5817.11.11 448 67734

Skin CM1 (517,8 SAC (51), 527-131 183 005E

BRANCH AND LINK

ALR		RS	
ОР	A,	X ₂	1 50. 17-191 764

BAL			A 1	in the feet and and and	ЯX
Γ	OP	R ₁	X ₂	d	

The address of the next sequential instruction is saved in R₁, and an unconditional branch to the jump address is taken.

BRANCH ON INDEX

RX

XH	HIGH	DEX	3 -:	RX			
	OP.		v	4 1 7 1			

BXLE	LOW O	R EQU	AL.	- 25		ЯX
,	OP .	R ₁	X ₂	d	- ;	

 R_1 is incremented by the value in R_1+1 , and logically compared to the index limit held in R_1+2 .

INDEX HIGH $(R_1) + (R_1 + 1) \rightarrow (R_1)$

IF
$$(R_1)$$
 > $(R_1 + 2)$ THEN d + (X_2) → PSW (16:31)
IF (R_1) ≤ $(R_1 + 2)$ THEN PSW (16:31) + 2 → PSW (16:31)
INDEX LOW OR EQUAL

$$(R_1) + (R_1 + 1) \rightarrow (R_1)$$

$$(R_1) \le (R_1 + 2)$$
 THEN $d + (X_2) \rightarrow PSW$ (16:31)
IF $(R_1) > (R_1 + 2)$ THEN PSW (16:31) + 2 \rightarrow PSW (16:31)

BELIGHARE APPENDIX B WIND

MACRO I	EFINITIONS FOR H	ICRO/29	1 .			EKDH	90
*******	**************	••••••	1	****	1	IR EXCLUSIVE OR REGISTERS	17
	ONS FOR CPU REGIS	STERS			XS	MICRO R1.R2 DB 17E,R1*1#E+R2 ENDM	
SET 1 SET 2			1	1			1
SET 3		N. 1 18	1		1		, 90
SET 4						RI TYPE INSTRUCTIONS	
SET 6	The night & p	a medican		Somet.	0.1500		d yours are
SET 7	- CB6 (174) 2	at at dense	U IX II OF	nosnu na	•	TO TOTO HEMORE, Set Separatedo (11 40 1114
8 722					in	MACRO R1.12.DI	
SET 10 SET 11						DB 588,R1º108+I2,(DI) SER 6,(DI) AND ENDM	.,,,
SET 12 SET 13					•	ST STORE IN MEHORY	о 🥍 нои
SET 14		X.)		H0.04-16	\$7	HACRO RI.TZ.DI	JO PET HUM
SET 15				HAS .	31	DB 568.R1*168+X2.(DI) SHR 8.(DI) AND	0771
SET 1			1			INDM .	
SIT 3	1	C# 1 15-		9	i	ADD ADD FROM MEMORY CHI GO	54 90
SET 5					ADD	MACRO RI. X2. DI	
SET 6						DB 548,Ri+168+I2.(DI) SBR 8.(DI) AND INDM	0771
STT A		17.51		3.11	19		
SET 9 SET 10		1	-		1	SUB SUBTRACT FROM HEHORY	53
SET 11 SET 12		B, A	1	10	SUB	HACRO B1, 12, DI 6H 00	90
SIT 13					-	DB 588,R1*168+12,(DI) SHR 8,(BI) AND	O / JA
SET 14 SET 15	wheat - is a die	o laveding	betrama	Fylicina.	C 49 19	offen spe steament age offer	ol in a ct rice
	CONDITION CODES	Office of	1.50% (3.00)	pre-ord or	4.70	HACRO B1, 12, DI	rapum nock
			0.50	8-173.5		DB 54E,R1°18E+X2,(DI) SER 8,(DI) AND	4778 24 1C.
SET ONE	CARRY					ENDM	
SET BAR	INO CARR	Y 67				2 to 20 to 500	I v note
					•		duta notto
SET 05E SET 04E	;2120			a La	1 .	O OR WITH HEHORY	56
SET CAN SET CAN	INOT ZER	0		A		HACRO R1.12.DI	yne.
SET 05E SET 04E SET 05E SET 03E SET 02E	ZERO NOT ZER 2'S COM 2'S COM 2'S COM	O P GREATER T P. LESS THA P. GREATER	TEAN OR 1	EQUAL TO	- F	O OR WITH MEMORY MACRO 21,12,DI DB 568,R1*188*X2,(DI) SER 8,(DI) AND	ary o Carn Ette
SET 05E SET 04E SET 03E SET 02E SET 02E	; ZERO ; NOT ZER ; 2'S COM ; 2'S COM ; 2'S COM ; 2'S COM	O P GREATER T P. LESS THA P. GREATER P. LESS TRA	TEAN OR 1	EQUAL TO AL TO		O OR WITE HENORY MACRO R1, 12, DI DB 56H, R1*16H-12, (DI) SER 8, (DI) AND ENDH	307 3 Carry 1998 110
SET 05E SET 04E SET 05E SET 05E SET 01E SET 01E SET 07E	;ZERO ;NOT ZER ;2'S COM ;2'S COM ;2'S COM ;2'S COM ;PLUS, S ;MINOS,	O P GREATER TP. LESS THAT P. LESS THAT IP. LESS THAT ICH = 0 SIGN = 1	TEAN OR 1	EQUAL TO	-	O OR WITH HEMORY MACRO R1,12,DI DB 568,R1=1684-X2,(DI) SER 8,(DI) AND EWDH CHP 30 COMPARE WITH HEMORY	20 Carn 1776 3 Carn 1776 30 Zer-22
SET 05E SET 04E SET 03E SET 02E SET 01E SET 01E SET 07E SET 09E SET 09E	; Z X X O	O P GREATER T P. LESS THA P. GREATER P. LESS THA IGN = 9 SIGN = 1 P. HICHER P. LOYER OR	HAN OR I	AL TO AL TO NEEDN:	- F	O OR WITE HEMORY MACRO 81, 12, DI DD 50E, R1*10H-X2, (DI) SER 8, (DI) AND RNDM CHP 30CCOMPARE WITE HEMORY MACRO 81, 12, DI DD 55E, R1*10H-X2, (DI) SER 8, (DI) AND	30 Carry 1776 20 Carry 1776 20 Zerr-22 3 Cemps
SET 05E SET 04E SET 03E SET 02E SET 01E SET 01E SET 07E SET 09E SET 09E SET 09E	;ZEE0 ;NOT ZEE ;2'S COM ;2'S COM ;2'S COM ;2'S COM ;PLUS, S ;HTHUS, ; ;1'S COM ;1'S COM	O P GREATER TO P. LESS THAT P. LESS THAT ICH = 9 SIGN = 1 P. HICHER P. LOYER OR P. LOYER OR P. WICHTER	HAN OR I	AL TO AL TO NEEDN:	-	O OR WITH HEMORY MACRO R1,12,DI DB 568,R1=1684-X2,(DI) SER 8,(DI) AND EWDH CHP 30 COMPARE WITH HEMORY	arry o Carry BTT0 ot Zer-22 s Century o Century BTT0
SET 05E SET 04E SET 03E SET 03E SET 01E SET 01E SET 07E SET 09E SET 06E SET 06E SET 07E	; Z R D ; NOT I T R ; 2'S C O M ; 2'S C O M ; 2'S C O M ; 2'S C O M ; 1'S C O M	O P GREATER TO P. LESS THAT P. LESS THAT ICH = 9 SIGN = 1 P. HIGHER P. LOWER OR P. HIGHTER P. LOWER W	THAN OR I	AL TO AL TO NEEDN:	-	O OR WITE HEMORY MACRO 81, 12, DI DD 50E, R1*10H-X2, (DI) SER 8, (DI) AND RNDM CHP 30CCOMPARE WITE HEMORY MACRO 81, 12, DI DD 55E, R1*10H-X2, (DI) SER 8, (DI) AND	30 Carry 1776 20 Carry 1776 20 Zerr-22 3 Cemps
SET 05E SET 06E SET 06E SET 07E SET 07E SET 07E SET 09E SET 09E SET 00E	;ZERO ;NOT ZER ;2'S COM ;2'S COM ;2'S COM ;2'S COM ;PLUS. S ;FILUS. S ;FILS. COM ;1'S COM ;1'S COM ;1'S COM	O P GREATER TO P. LESS THAT P. LESS THAT ICH = 9 SIGN = 1 P. HIGHER P. LOWER OR P. HIGHTER P. LOWER W	THAN OR I	AL TO AL TO AL TO AL TO (A)	CHP	O OR WITE HEMORY MACRO 81, 12, DI DD 50E, R1*10H-X2, (DI) SER 8, (DI) AND RNDM CHP 30CCOMPARE WITE HEMORY MACRO 81, 12, DI DD 55E, R1*10H-X2, (DI) SER 8, (DI) AND	30 Carry 1110 10 Carry 1110 10 Zerr 22 10 Cempts 10 Cemp 3110 10 Cemps 10 Cemps 10 Cemps 10 Cemps
SAT 05B SAT 04B SAT 04B SAT 05B SAT 05B SAT 01B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B SAT 05B	; Z R D ; NOT I T R ; 2'S C O M ; 2'S C O M ; 2'S C O M ; 2'S C O M ; 1'S C O M	O P CREATER T. P. LESS TEA. P. LESS TEA. P. LESS TEA. ICH. 9 SIGN = 1 P. BIGHER P. LOVER OR P. HIGHER P. LOVER P. LOVER Y RFLOW	THAN OR I	######################################	CHP	O OR WITE HEMORY MACRO 81, 12, DI DD 50E, R1*10H-X2, (DI) SER 8, (DI) AND RNDM CHP 30CCOMPARE WITE HEMORY MACRO 81, 12, DI DD 55E, R1*10H-X2, (DI) SER 8, (DI) AND	arry o Carry BTT0 ot Zer-22 s Century o Century BTT0
SET 65E SET 64E SET 66E SET 62E SET 61E SET 61E SET 61E SET 68E SET 68E SET 68E SET 68E SET 67E	POT ITE 27'S COM 27'S COM 27'S COM PLUS. S PHINGS, 11'S COM	O P GREATER T. P. IESS THA ICH = 9 . GREATER P. LESS THA ICH = 9 . ICH = 1 P. HICHER P. LOWER OR P. HICHTER P. LOWER Y RYLOW	THAN OR I	######################################	CHP	O G WITH HONOIL NICLO B1.12.12.10 D SOR,RIPSOFX,(DI) SEE 0,(DI) AND END CHP SCHOPPARE WITH MEMORY NICLO B1.72.01 D SOR,RIPSOFX,(DI) SEE 0,(DI) AND ROW, RIPSOFX,(DI) SEE 0,(DI) AND ROW, RIPSOFX,(DI) SEE 0,(DI) AND	20 Carp 1718 10 Carp 1718 10 Carp 1718 10 Carp 20 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp
SET 64E SET 64E SET 62E SET 62E SET 61E SET 61E SET 61E SET 61E SET 67E SET 66E SET 67E SET 66E	IZIIO INCT ZIR IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S COM IZ'S C	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	THAN IN THAN OR I IN OR EQUI S SAME OR SAME	######################################	CHP	O G WITH HROOT D GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GORDALE WITH HARDEY DD GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI)	20 Carp 1718 10 Carp 1718 10 Carp 1718 10 Carp 20 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp 2718 10 Carp
STT OSE STT OS	IZEGO POT ZER 12'S COM 22'S COM 22'S COM 22'S COM 22'S COM 22'S COM 21'S COM 11'S CO	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	THAN OR I	######################################	CHP	O G WITH MEMORY NECTO 11,127, (DI) SEE 8,(DI) AND BEEN MEMORY WITH MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY MEMO	200 200 200 200 200 200 200 200 200 200
STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT 0-12 STT	IZEO IPOT ZEE 12'S COM 2'S COM 2'S COM 2'S COM 1'S	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	THAN IN THAN OR I IN OR EQUI S SAME OR SAME	######################################	CHP	O G WITH HROOT D GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GORDALE WITH HARDEY DD GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GOR, RIVER LEADING THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI) AND D GORDAL THE G. (DI)	200 200 200 200 200 200 200 200 200 200
SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET	IZEGO POT ZER 12'S COM 22'S COM 22'S COM 22'S COM 22'S COM 22'S COM 21'S COM 11'S CO	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	THAN IN THAN OR I IN OR EQUI S SAME OR SAME	######################################	CHP	O ON WITH MHOOLY NICOD 11,12,12, (DI) SER 8, (DI) AND DE SOR, NITSON XI, (DI) SER 8, (DI) AND CHP SCORPARE WITH MEMORY DESCRIPTION DE SOS, RITTON XI, (DI) SER 8, (DI) AND INVEDIATE INSTRUCTIONS LI AGAD IMPREDIATE MACCO 81,12 DE 417, RITTON XI, (DI) SER 8, (IZ) AND 87, 2007	20 Carp 1716 20 Carp 1716 20 Cenp: 30 Cenp: 30 Cenp: 30 Cenp: 31 Cenp: 32 Cenp: 33 Comp: 34 Cenp: 36 Comp: 37 Cenp: 38 Comp: 38 C
STT 0-12 STT 0-02 STT	1720 1720 1720 1725 1725 1725 1725 1725 1725 1725 1725	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	TEAM OR 1 TEAM OR 1 M OR EQUI- S SAME OR SAME	######################################	CHP	O ON WITH HORST MICHO 11,12,12 DD 508,12196122,(DI) 5EB 8,(DI) AND DD 508,12196122,(DI) 5EB 8,(DI) AND HORST 51,2,31 DD 508,12196122,(DI) 5EB 8,(DI) AND INMEDIATE INSTRUCTIONS LI LOAD INMEDIATE MACKO 51,12 DD 508,121968,(12) 5EB 8,(12) AND 97, 3100	20 Carp 1716 20 Carp 1716 20 Cenp: 30 Cenp: 30 Cenp: 30 Cenp: 31 Cenp: 32 Cenp: 33 Comp: 34 Cenp: 36 Comp: 37 Cenp: 38 Comp: 38 C
SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET	IZEO INOT ZEO INOT ZEO INOT ZEO IZES CON	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	THAN IN THAN OR I IN OR EQUI S SAME OR SAME	######################################	CHP	O G WITH MEMORY MICHOELING, CONTRACTOR CHP MCCOMPLEX WITH MEMORY MICHOELING, CONTRACTOR CHP MCCOMPLEX WITH MEMORY DESCRIPTION DESCRIPTION THE MEMORY OF THE MEMORY MICHOELING, CONTRACTOR LI LOAD INVESTIGATION DESCRIPTION DESCRIPTION MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING	26 μης 27 μης 28 μης 28 μης 29 μης 20 μης 20 μης 20 μης 20 μης 21 μης 22 μης 23 μης 24 μης 25 μης 26 μης 27 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μη
SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET	1720 1720 1720 1725 1720 1725 1725 1725 1725 1725 1725 1725 1725	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	TEAM OR 1 TEAM OR 1 M OR EQUI- S SAME OR SAME	######################################	CHP	O G WITH HOMOLY BO SCH, MICHOLY SER G. (DI) AND BOSCO, MICHOLY SER G. (DI) AND BOSCO DIL ZZ, DI DE SCH. (DI) SER G. (DI) AND DE SCH. (DI) SER G. (DI) AND DE SCH. (DI) SER G. (DI) AND DE SCH. (DI) SER G. (DI) AND DESCRIPTION OF THE SCH. (DI) SER G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND G. (DI) AND	26 μης 27 μης 28 μης 28 μης 29 μης 20 μης 20 μης 20 μης 20 μης 21 μης 22 μης 23 μης 24 μης 25 μης 26 μης 27 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μη
SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET	IZEO INOT ZEO INOT ZEO INOT ZEO IZES CON	O P GREATER T P. IESS TEA ICH = 9 SIGN = 1 P. BICHER P. BICHER P. LOWER OR P. MICHTER P. LOWER RYLOW	TEAM OR 1 TEAM OR 1 M OR EQUI- S SAME OR SAME	######################################	CHP	O G WITH MEMORY MICHOELING, CONTRACTOR CHP MCCOMPLEX WITH MEMORY MICHOELING, CONTRACTOR CHP MCCOMPLEX WITH MEMORY DESCRIPTION DESCRIPTION THE MEMORY OF THE MEMORY MICHOELING, CONTRACTOR LI LOAD INVESTIGATION DESCRIPTION DESCRIPTION MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING, (LIZ) SER 6, (LIZ) AND 677 JEPH MICHOELING	26 μης 27 μης 28 μης 28 μης 29 μης 20 μης 20 μης 20 μης 20 μης 21 μης 22 μης 23 μης 24 μης 25 μης 26 μης 27 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μης 28 μη
SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET 0-12 SET	1720 1720 1720 1725 1720 1725 1725 1725 1725 1725 1725 1725 1725	O CHAITE TO CHAI	TEAM OR 1 TEAM OR 1 M OR EQUI- S SAME OR SAME	######################################	CHP	O G WITH HONDIAN NECOD 11,72,101) SEE 6,(21) AND D 505,812,805-12,(31) SEE 6,(31) AND D 505,812,805-12,(31) SEE 6,(31) AND D 505,812,805-12,(31) SEE 6,(31) AND INVEDIANT INSTRUCTIONS LI LOAD INVEDIANT D 401,812,812,(32) SEE 6,(12) AND 671 HONDIANT INSTRUCTIONS NI AND INVEDIANT NI AND INVEDIANT NI AND INVEDIANT D 401,812,812,(12) SEE 6,(12) AND 671 HONDIANT OI ON INVEDIANT	20 Carry 200 Car
SET 05E SET 05E SET 06E SET 06E SET 06E SET 07E SET 07E SET 06E SET 06	I TIPE INSTRUCTIO LOAD HEGISTER 1.22 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25	O CHAITE TO CHAI	TEAM OR I TEAM OR I TEAM OR EQUI S SAME OR SAME	######################################	CHP	O G WITH HONOIT NICLO B1,12,12,101) SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8	20 Carry 200 Car
SET 05E 5ET 05ET 0	I TIPE INSTRUCTIO LOAD HEGISTER 1.22 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25 COM 1.25	O CHAITE TO CHAI	TEAM OR I TEAM OR I TEAM OR EQUI S SAME OR SAME	######################################	CHP	O ON WITH HONOIS O ON WITH HONOIS DE SOR, NIT SERVE, (DI) SER G. (DI) AND DE SOR, NIT SERVE, (DI) SER G. (DI) AND HISTO DI, Z, DI DE SOR, NIT SERVE, (DI) SER G. (DI) AND INVEDIATE INSTRUCTIONS LI LOAD INVEDIATE DE COR, NIT SERVE, (LE) SER G. (LE) AND SFR AND AND SERVE, (LE) SER G. (LE) AND SFR DESOR NIT SERVE, (LE) SER G. (LE) AND SFR DESOR NIT SERVE, (LE) SER G. (LE) AND SFR NIT AND INVEDIATE DE COR, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, NIT SERVE, (LE) SER G. (LE) AND SFR NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT SERVE, NIT	20 Carry 200 Car
SET 6-3E SET	I TOTAL IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTUR	O CHAITE TO CHAI	TEAM OR I TEAM OR I TEAM OR EQUI S SAME OR SAME	######################################	CHP	O G WITH HONOIT NICLO B1,12,12,101) SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8,(D1) AND B1D SEE 8	20 Carry 200 Car
SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET 0-28 SET	I TOTAL IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTION IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTURE IN THE STRUCTUR	O CHAITE TO CHAI	TEAM OR I TEAM OR I TEAM OR EQUI S SAME OR SAME	######################################	CHP	O ON WITH HOMOST O ON WITH HOMOST DE SOR, NIT SERVE, (DI) SER G. (DI) AND DE SOR, NIT SERVE, (DI) SER G. (DI) AND HOMOSTO DI JZ, DI DE SOR, NIT SERVE, (DI) SER G. (DI) AND INVEDIATE INSTRUCTIONS LI LOAD INVEDIATE DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR NIT AND INVEDIATE DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR RECO DI JZ. DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR RECO DI JZ. DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR RECO DI JZ. DE SOR, NIT SERVE, (LE) SER G. (LE) AND SFR RECO DI JZ. LEDON XI EXCLUSIVE OR IMMEDIATE MARCO DI JZ. LEDON	971 page 6 principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of
STT 05E STT 05E STT 05E STT 07E	ADD REGISTER 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 CO	O CHAITE TO CHAI	TEAN OR IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN T	######################################	CHP	O ON WITH HONOIT O ON WITH HONOIT DE SOR, RITSONIZ, (DI) SER 8, (DI) AND DE SOR, RITSONIZ, (DI) SER 8, (DI) AND HONOIT BIZ, DI DE SOR, RITSONIZ, (DI) SER 8, (DI) AND INMEDIATE LESTRUCTIONS LI LOAD IMMEDIATE MACCO BIJE DE SOR, RITSONIZ, (DI) SER 8, (12) AND 877 DE SOR, RITSONIZ, DE SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 DE SOR, RITSONIZ, SER 8, (12) AND 877 LET SERVICES, (12) SER 8, (12) AND 877 LET SERVICES, (12) SER 8, (12) AND 877 LET SERVICES, (12) SER 8, (12) AND 877 LET SERVICES, (12) SER 8, (12) AND 877 LET SERVICES, (12) SER 8, (13) AND 877 LET SERVICES, (13) S	971 page 6 principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of
STT 60E STT 62E STT 62E STT 62E STT 62E STT 62E STT 69E STT 69E STT 69E STT 69E STT 60E STT 60	ADD REGISTER 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 COM 1275 CO	O CHAITE TO CHAI	TEAN OR IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN T	######################################	CHP	O ON WITH HOMOST O ON WITH HOMOST DE SOR, NIT SERVE, (DI) SER G. (DI) AND DE SOR, NIT SERVE, (DI) SER G. (DI) AND HISTO DI JZ, DI DE SOR, NIT SERVE, (DI) SER G. (DI) AND INVEDIATE INSTRUCTIONS LI LOAD INVEDIATE MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ HISTO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ RECO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ TION XI RECUESTE DE HOMOSTATE MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ TONO XI RECUESTE DE HOMOSTATE MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR, NIT SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND SF/ MACCO DI JZ DE SOR SERVE, (LZ) SER G. (LZ) AND S	977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c 977 pts3 c
STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05E STT 05	I TOTAL IN THE STREET RESTREET	O CHAITE TO CHAI	TEAM OR INSTANCE OF SAME	######################################	CHP	O G VITE HINDING NECOD 11.72. DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(IZ) AND 977 DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGE	971 page 6 principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of the principal of
STT 60E STT 62E STT 62E STT 62E STT 62E STT 62E STT 69E STT 69E STT 69E STT 69E STT 60E STT 60	I TOTAL IN THE STREET RESTREET	O CHAITE TO CHAI	TEAN OR IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN TAN IN T	AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO ALL	CHP	O ON WITH HONOIT MICCO 11,72,72, (DI) SER 8, (DI) AND DESCRIPTION SER 8, (DI) AND DESCRIPTION SER 8, (DI) AND DESCRIPTION SER 8, (DI) AND INVEDIATE INSTRUCTIONS LI LOAD IMMEDIATE MICCO 11,72 DE 201,12168, (12) SER 8, (12) AND 877 DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY DESCRIPTION THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SECURITY THE SE	200 VIL (100 O O O O O O O O O O O O O O O O O O
STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62E STT 62	I TOTAL IN THE STREET RESTREET	O CHAITE TO CHAI	TEAM OR INSTANCE OF SAME	AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO ALL	CMP	O G VITE HINDING NECOD 11.72. DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(DI) AND HINCE BI.Z.DI DE SCH.RITEGET.Z.(DI) SEE 8.(IZ) AND 977 DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGET.Z.DI DE SCH.RITEGE	200 VIL (100 O O O O O O O O O O O O O O O O O O
ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST	ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO ATTIPE INSTRUCTION TO	O CHAITE T P CHAITE T P CHAITE T P CHAITE P P CHAITE P P CHAITE P P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE P CHAITE	TEAM OR INSTANCE OF SAME	AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO ALL	CMP	O ON WITH HONOIT MICCO 11,72,71 DD 508,111260-12,(DI) 5EB 6,(DI) AND DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,72,DI DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,72,DI DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977,	977 (18.5) (a) 55-13 (b) 67-13 (b) 6
ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COLD ST COL	TOTAL INCIDENT AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION AND ACTION ACTION AND ACTION ACTION ACTION AND ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTION ACTIO	O P CHAITE T P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE T	TELL MAIN OR STAN OR S	AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO ALL	CHP	O ON WITH HONOIT DO CONTACT HONOIT DE SCH, RITGERIZ, (DI) SER 8, (DI) AND DE SCH, RITGERIZ, (DI) SER 8, (DI) AND HONCEO BIJZ, DI DE SCH, RITGERIZ, (DI) SER 8, (DI) AND HONCEO BIJZ, DI LI LOAD IMMEDIATE MACCO BIJZ DE SCH, RITGERS, (12) SER 8, (12) AND 977 BID AND IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE ALI ADD IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDIATE MACCO BIJZ DO DI IMMEDI	200 VIL (100 O O O O O O O O O O O O O O O O O O
ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST 021 ST	I TOTAL IN THE STREET RESTREET	O P CHAITE T P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE THE P LIKE T	TEAM OR INSTANCE OF SAME	AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO AL TO ALL	CMP	O ON WITH HONOIT MICCO 11,72,71 DD 508,111260-12,(DI) 5EB 6,(DI) AND DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,72,DI DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,72,DI DD 508,111260-12,(DI) 5EB 6,(DI) AND HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977, HICCO 11,12 DD 508,111260,(DI) 5EB 6,(DI) AND 977,	55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a) 55 175 (a)

	CI COMPAR	E IMMEDIATE		95 0/1	GW258A	COL CE:PT	RIGHT LOGICAL		88
CI .	HACRO D1 .12		2) AND 8778	ANTENNA	SRL	MACRO BI,CT DB 86E,R1*1#			
· press	DB 958,R1*108, ENDM			Asia-area		ENDH		****	
	***************************************			**************************************	į		TELL FOCICAT	• ,	89
14001	BRANCE AND COM	ITIONAL BRANC	H INSTRUCTIO		SLL	MACRO 21,CT DB 892,B1*181	*(CT-1)	fütter :	
4250				9,000,000,000	,	ENDH			
11.11.1	MX UNCOND	ITIONAL REAM	1 10	74 11 142 1141	į	SMA SHIPT	BIGHT ABITEME	lic .	84
) I	MACRO IL.DI	Fare tras		Aftisin security	ŠRA	MACRO RI.CT	+(CT-1)	40.00	/61
11411	D3 748.11*18E.	(DI) 582 8.(I		et.svire.sv		ENDH	1 1 1 1 1 1 1 1	44	12:114195
!	BC CONDTI	ONAL BRANCE		192194,486	1	BRL BOTAT	2 21G37	in w	M
)	MACBO CC. 12.DI			1.40101-7198	RRL	HACRO RI,CT	5 00.4.5	- 1	4x-1;11: 1450
	DB 478.CC*18E+	12.(DI) SER 6	.(DI) AND 61	1617 11	K81	D3 618H, 21°16	E+(CT-1)	147	25-14-1459
	BAL BRANCE			45 -41 -4114	:		E LEFT		A47.45 -27.45 -28
			244	3.4539-139	RLL	MACRO RI,CT	1 *, 97,516	A tale	
MI	MACRO B1,12,DI D3 455,R1*168*	12,(DI) SER 6	,(DI) AND 81			DS SAAB, B1º16	E+(CT-1)	71	
	INDH			110.00 10.100					44 145 145 156
1		AND LINE RES	ISTE	85	. !	-	MSTRUCTIONS	11	47111111111111111111111111111111111111
MALR	MACRO R1. R2		47	Manager Man	1	1/0 1	#21 FOCT LOND		1700-0-100
	D3 058,R1*108+	R2 /:1	14	2019-1015		1H 1H201			Manager 19
1		REGISTER UND	-	14					71.674
	MACRO B1			Outebil)	in	MACRO 21.12.1	H+12,(DI) SER	B.(DI) AND	0778
	DF 248.81*138	***************************************	49.00	Bridgingerijk		ENDH			4000.00
	ENDM	211.11 6:14		1-1-15	į	OUT OUTPE	#17	*4	12
	***************************************			10.041.4110	óut	MACRO R1,12,1	H-12,(01) : 1	e.(DI) and	0771
1 1-51		BOTATE INSTRU		\$17495 +1525		INDH			-1-467-148-00
1	***************************************				•	5.000	4. 104001 41 5. 74:01 41		
~u	SIA stat SHIFT	LEFT ARITHMES	ic e:	83 4155		- 144.00 \$14.000.00	0 20 (4.6)		. (0.3,
ŠIA	MACRO N1.CT DB 638,R1*185+	(00-1)	3. 41,5	11.10-1-17.19	1,20.15	the section of	11 11.11	-11	Towns and the
	INDH		. 64 153.50G	1051751.74514		1772 17 184			124-10
41.1 mg/d	1/01	T. 0-14, 51, 418	411	2-1519		To a the full	5 94 N	410	1917-06
	pulse Stre of		412 717 1	Yides crosses		\$100 MIC 100		***	7-044 A-0,
		220016-62-612	114,	Total control	1000	auce de a	er etter in		12 15 12 - 3 19 12 15 11 - 3 19
		123231 777-54	1-4-1	610001741075	2000 00 0	distriction to a d	11 0.25	121	1021-1789
	TEL STE	15-15-15-15	14	0010407-1178		101 04 10	* ************************************		111212019
	1- *VCC* \$3.91		1111111111	PR0+6176-1-123		500 - 20 00 00 at			200000000000000000000000000000000000000
	of this part tools		14554	181/00/2014-1310 541/00/2014-1310		12. 11.4 12.4 1	in the state of		\$205.00-5298 \$200656-5299
	the angeles		. 11	*1080-0-2013		\$-70.0			1100-021-100
		***	11	2159-5C16		01 08 11 07			2000000000
	211,4141	\$115180,05,000	of the states	stormer en		C A STALL DATE		11	Service Code
	147.0 ATM VAN 175.	g. 145<.54.78	41.00	#876#Tm 1010		Block of the state		670	MONETH COM
	THE STATE OF STATE	2" 111,7 8.2%	moditions:	4800014-010		State and	4:20,00,00		40 (41 (4) (4) (4)
	120 1201 270 10	13. 4.71.24	4461 1.	\$10,000 -010			* *(7	51	10111110
111111	1-00 ELE 17 / 311	15.170 - 21.54	2000	*100-1021 *501-2019		194 1741		77 1514	of statements
Mariates.	in cipotes and spines	. 21714.91.718		HIMBERT 9		and a con-	277 A . 10		Victory, 1-54-51
	213 251 Carri ol rest	9,66	and a	41194329-114	174-97	the Character	1 41.75		teneral and
	and the state of	7 19.11	14 "	4.400		1001 1 12			Yarromente
gra et i	DESCRIPTION AND PROPERTY.	***********	34 * **	90014718		11000 80	CT 1 - 11 -24	·	1,686-1-1786
	Nº14 179 074	7.40.8.61	i del	antinitive orde		1000 to 20070 72	4321 16.14		10111-1-1-1-02
	our miren	0 1		1410171-1419		Trees and L	\$ 100 March	3.47	Na Harriston
	Artis one test their	Victorial factor		dissertments.		King in help be		4	75.95 74.499
	DA 4532-11	772-5-12.616		petatoricale		10 10 7-17 814			11 10 P 15 to
		10 17 11 100		tare rick			7 11 80 40		1 12
	11 4 ATHE WILLIAM	55195,-6	10 10.00			263 (40-34	2544. " . 1/4. 4/3		
	201/4 10/05	10 147 1 24		11/26 *** - 10/4			***		trade in

	n		ZANIA Z NIE	APPEN	IDIX C	2		RIAIGINNI	#5a5400 (: .)
	1994510			Patrick Co.	0000-0420	p. 8090	204:1	511.0 202 (8	C. Science of the control of
				ID-SPEED 14-BUT COMPUTER	*****	SUMP:	LI	84.807071	IAIABBRESS PORTION OF BUFFER)
	1	111	TIM PRICE		0002-41499410	1000-	DIE -		JASCII ADDRESS TO BINADE IN 16
	1			70.000000 028	0006-43200304	vare:	at at		- IBESTO ON TATE ACED BOGNOST !
	1.		MICEOSO		00C1-94687778 00C2-41C00018		u	B12,16	10/P LINE COUNT
7774 -	STATUS:	Eda	077731 1051AT	BATA PORT ADDRESS CONTROL PORT ADDRESS RED. CARRIAGE RETURN	0002-41000010	DAPLPE	ST	86,28,D4P4D	ISATE CURRENT OFF ADDRESS
	LILLY	986			0034-45200110		344	\$14,20,TTP4D	STIFE CURRENT CONTENTS OF RE
	i.	***	10.10 1:1-7	ICUTAL DO	0034-41200020	Same	LI	BS'. , IRLICE	14 FT CHOMP 11
0000-1700		MI	B14.30.DOCALF	INTA FIRE OR CORSOTE	0022-43200320	6	BIT.	R14.R8.CRTOUT	110 CAT 13.130 E
0015-47E000S	MOBLE	341	214,20,720-77	11/7 730477	0012-45200326		DAL	R14,R0,CRTOUT	12 SPACES
0000-45E0001		BAL	214,20,CETIP	1687 VSINS 1/7	0026-45200126		BAL	B14.BS; DMPOUT B2. ' ISPACE	I PUT OUT OLE LINE OF BUMP DATA
0001-472000		141	214.30.5C4#12	I DECORE C EXECUTE CO-4703	0014-41200020	18 61	MI .	R14.Re.CRTOUT	10 CAT 1 - 2 1 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 CAT 1 10 C
0012+7400000		14	BO, PORLP	IREPEAT LOOP PORETER	0021-45200330		241	BIA. BO. TIPLIT	10/F LITERAL DATA
	-		214.20.0720477	15477 107	0072+45E0015C		344	B14.80.00CBL7	INDV LINE ON COT
0016-5010031		н	12.3	IMMOST CHANCELLE D.	0076-45200028		19	M.M.DYPAD	CURRENT DUPPOUT ADDRESS
0011-4150002		BAL	R14.M.CRTOUT	1710-07 TO CET	0071-78000104	100	41	16.16	IADDRESS MEIT LINE
0015-4720020		10	214,30,9730KPT	INTESTORE AFT	0012-01000010		\$1	B12,1	ILINE COUNT -1
9922-382993E		12	214		8192-91096981		1C :	127,20.DHPLP	SLOOP TERU O/P DATA
	; BOCKLY	_	\$14,30,010CLLT		0104-47400012 0101-30104370		. 19	214,20,05C49E2	PESTORE RET
0028-50[2033	c sector	M	114,30,000CLLY	103/17 00315	0101-0410		32	214	***********
0420-4120040	-	Bal.	214.20.021007	10/2 17		I TTPADE	ST	214,20,011743	15141 167
9436-47E9431	•	521	12.0	IEST CR CORE	0110+50E003F2			14.4	INI ADDRESS DITE
8634+6627 -		341	214,20,CPTOUT	10/7 CB	#114+A867		DAL	B14.20.3INOUT	10/2 44 54
0034-4530031	-	19	214,20,000CELF	IDESTORE BET	0116-45E0935E		531	14.0	ILO ADDRESS STEE
0627-7620021		32	314		8111-2867	704	DAL	\$14,20,31w0UT	10/9
0025-0-200		•		the death of the sea	0120-2010032E		19	214.20.0TTPAD	INSTORE BET
**********		ST	\$14,20,0CEF1F	ISAVE MET	#124+94E#		11	214	4 marinett
8844-6138848		H	23.3077ER	14(1/7 M7712)	0124-0410	I EMPOUT:		214 .20 .0P-POUT	SEAST SET
		11	34,0001	INIT 1/2 COURT	0128-50200374	LA COLL		27,20,00740	100.00
0040-4510030	IPLP	BAL	214.29.637C22	HERT MEET 1/9 CHARACTER	8124-58788484			113.0 . 6	10/7 YOLD COURT 11
0030-0017		31L	11,0 15,11	IPOSITION 1/P CRAR TO BE SITE	0122-41300008	DATET:	13	16.17.0 (1-T	1627 BEZT WORD -
80 52 - 185 L		023	115.215	ITEST BET CODE	0132+30670000		225	10.0 . 5.26.5	INI STTE FIRST
8854-1677		× .	27.20.2027	170 EDT 17 BC - 2230	8136-1867		BAL	214,28,31=007	10/9
0030-4750000		ш.	214.30.527CER	INDIT CHARACTER	0130-4520035E		11L ·	M.s	ILO SITE TE
0027-4720031	-		21.00775	ISATE ONLY 1/7 CHARACTER IN LC	#13C+8887		BAL	\$14.80.31mOUT	10/7
9031-9410007	,	OZR	25,21	100-310E TWO STIES FOR ONE WORD	0142-41200020		H	BS' IRMEE	
0062-1651 0064-1677		022	215,215	ITEST BET COPE	8146+45299326		BAL	B14.RF,CRTOUT	ITO CAT
9006-173000		30	27.30,00307	170 EGF 17 EC - 2230	0144-94786862		M	17,0002	DESCRIPTION OF BATA ADDRESS
8961+362366		ST	25,23.0	19174 .TO 1/7 3077E2	0142-53900001		\$1 ·	213,0001	IVORD COUNT -1
0061-612000		41	23,0002	ITO MEET BUTER SLOT	0152-47400132	1.5	36	214.20.02MPGGT	IRESTORE RET
0072-034000		81	34,0002	1COURT-5	0154-56E003F4		38	214	
9076-4750001		30	27,30,002072	15TCP 17 MLI 1/7	0154-04E0				
8071-7488884	¢	M	10,1717	ICONTINUE CETTING 1/7	#15C+5#E##376	TIPLITA		B14.RS.OTTPLIT	
907E-6150030	DO 1072		15,6941	IROT APTER MAI LINE	9150-567004P4		. 13	27, 20, DAPAD	IGET O/F DATA ADDAESS
0002+3053000	902071	ST LD	25,25,0 214,20,062717	IRESTORE RET	#164-41D####		LI	213.8	TAGED COURT.
0006-362003I	1	22	214,10,001117	, and the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of the same of	#166-5667####	TIPLEF		26,27,0	INEET O/E_WOED
0081-0420				•	#16C+1867		BELL	16,0	ITO O/P REG
868C+5628631	. ic		214,10,01C1913		616E-1626		PAT	12,16 . 114.20.20017	TO OVE RES
PRO 8-4148646		r1	14,907752	14(1/7 307711)	0178-45E0019E		DAL .	B14.88.CRTOUT	ITO CRT
0094+3054000		19	B,H,#	(FITED FORMET)	0174-45E003D8			14.4	ISTE OF THE
8090-3330014	•	DIP BC	25,28,3MPCHB	1 9 701 90 10 7	#176+66F			12.16	170 O/P RES
0000-1750000	2				017A+1826		345	214.20.DOC1T	SCREEK FOR PRINTABLE CRASSCELL
0010-000001		CMB	15,80,5710HD	S FOR STORET	017C+45100196		BAL	B14.80,CRTOUT	110 CRT
8014-4750013		30	27, 20,57022 25,20,JM2013	1 D TOR JUNET	0180-45200320 0184-94700062		Al	17,0002	ITO MEET WORD
8678+3338648	e .	DC CVS	15,10,JMPOND	I J FOR JUMP!	#184-917899#2 #184-92989#81		31	B13.1	INCRD COUNT -1
801C+4758821	2	BE	214,20,300217	INTO JONY IF THUE	0186-93900001 0186-47400166		30	M27.80.TTPLLP	ILOCP TERU O/P LINE
9030 - 45 EM 62		LI	12.77 17		#190-541003FC		LD	214.20.0TTPLIT	IRESTORE RET
8034-41Z8683	,	BAL	B14,88,CBTOUT	SOUTHOUGH COMMAND	#194-#4E#		31	R14	1
			PIA DE PSCAPER			EOC ITE	*1	12.00771	IGET LOW SITE
6415-4314031	•	LD			#156-9428##TT			12,000	

9194-952 00 829									
	4 57 -	3¢	LTT. SO. SETPER	1157 950100 17 7005	6284-9356687	1001	•1	25.0022	ILON MINDLE COLT
0191-473001AA	20.		12.00771	INCLOW DELT	6286-5456661		cu	15.15	(16 - 100
\$142-9520087F	. 11 .	30	177.014.0	INET IF THE (CHAR PRINTABLE)	858C+1353			216 -45-127	1-4
#116-473E0000					6281-8418		••	316	**************************************
#144-4120002L	527742		12,	ISET PERIOD AS CHARACTER TO PRI				17.14.4	IGET OLD DATA
*141-0410		33	214	I to the same of	8296-36760980		612	213.213	:111 - H20 7
	iross.		R4 MITORI *:-	INCAMPLES PIECES SECTION	#294+1699		ĸ	#27.30.47e191	ITEST FCS COL IF SOT TRUE
9130-41400410					8296-47488240				INDER STREET COUNTY
#134-43E##3#4			814 .BS.CV4.3DB	IASCII ADDRESS TO DIVARY (IN BE	6291-91500001			213,0001	1,104
#136-5010010S		19 -	B4,R0,DATAD	IGET CURRENT I/P DATA ADDRESS	0291-4053		arr	25,12	POSITION THIS MINDLE
#13C+179B	. 1 8.1	28	213,213 C.	ICTETS SIBBLE CODEL SES	0210-56700777		01	27 .077FE	IPREPARE CLD DATA FOR BOY SIBSE
	STLPE	242	\$14.20.E75708	187768 3175 71857	#244-1673		CRE	27,25	Hester are sinkle
913E+42E001E6		LD :	214,20,05C19E				37	27.M.s	IBATA PACE TO "D'ORT
01C5+20100310			P3. M414	trant (CR + Trib)	9216+38768468			114 (15)	
23000520-8310					0244-04E0				1906/50/1900
#1C4+473E0000		30	27.214.0	IRET IF TRUE		izetet	1 61	213,0001	10227 023227 144.5
#1CE-4520017A		BAL	R14 .R8 ,LOSTOR	ILONES STEE	824C+65D66683		bc .	927,88,925192	170 MEST 17 MOT THIS
#182+341#437#		LD	B14.20,05CASE	1027 227	6236-47466206		AI	813.0001	130-7 SIBBLE COPATES
		er	25,00000	12197	#234+5434H#41		***	13.4	POSITIO THE PUBLE
\$136-6550000B		20	27.214.0	1857 17 7865	8236-6957		*1	17.01775	IPREPARE GLE DATA FOR MEN MINNE
#134-47520000		AI.	24.0002	ITO MEIT WORD	4214-947676777				
8131+94400002			20.5719	ICONTINUE STORING BATA	#23T+1675		032	17.15	HOSERT MAN WIRRED
#122-7480013E		**	10.3717	SCORLIBER STORING BALL	0210-30780000		ST	27,36,0	-IBETA BACE TO ME-OBT
	UPSTOR		\$14.Re.PUPSTOR	ISAVE RET			32	16	1
0126-50E0037A			23.24.0	ICET BEIT DATA	8254-9428	:			
\$124-58548888		_		HERT BY STITE	B2C 8+653888882	E19132		213,0002	INDIT OFFICET
#155-0857		SEL	15.0				30	127,10,11113	170 MEST 17 MOT 1315
#1F0-45E0#21#		BAL	\$14.80,ST\$ATA	130 STORE BITE	02C1-47400ZE0		AT	213.0001	: HORP WINDLE COUNT
#174-301003FA		1.0	B14 .B0 .OUPSTCB	IBESTORE RET	82CE-94B00041		111	15.4	1905171Ca 7815 81916.E
		32	214	1	8282-8053			27,077071	INDUSTRIAL OLD BATA FOR REV REDAL
0178-04E0					8234+94787787		022	27.83	HEIDT SID BIBLE
#174-50E#03F4	LOSTOR		\$14.20,0075TOR		6236+1675				
\$171-36348886	7 17	LD	15,14.0	IEST DATA	929A-16769888		57	27,16.0	IDATA DACE TO ADMIN
E282-943-88877		mt -	25.0077E	HEREP LOW STITE	8211-6424		32	214	1
		241	\$14.20.STD474	120 STORE STIE	2211-011-0	i Dina			ILAST SIDDLE (LSA)
\$20C-45E00210	1. 1.	LD .	RIA.RA.DUPSTOR	INCSTORE RET	6218-1722	*DIE			IPRIPARE CED BATA TOR NEW STREET
8284-34588374		11	E14		8222-04797778		at.	27,677701	
BEST-DATE	1	**		100	#218+1673		011	17,15	ITES DET BEW BIRRE
ERLE-METAGARE	STRATAL	37	B14.RP.OSTDATA	ISAVE BET	8258+20760684		ST	27,36,0	IBATA BACE TO MEMORY
		BAL	114.10.CEPEL	SCHOOL FOR EXPLINITER			41	26,0002	INCH MP POINTER
8514-42E3653C				1617 617	8220-91606983		22	214	:
6218-562663FC		LD	B14.B0.05TMTA		8218+84 1 8				
921C+47520000		BC .	27,214.0	1887 17 30 - 0	0272+41496410	JUMPI	LI	84.807071	:4(ADDIESS)
6220-45200254		BAL	214,20,43CEE	ITECII BLAR AO MET MINNES			BAL	214.20,CT4332	IASCII ADDRESS TO DIRECT ARENES
6224+47346232		3C .	177,10,51793	1.82. BC - 283	8276-15286384		1.0	215,26	14958555 TO 315
		BAL	214.20.013312	ISTORE TRIS BIRBLE	8274-18P6		BAL	\$14.\$15.0	1307
8558+42586556	1.0.7	LD	BI4.RE.OSTDATA	IRESTORE RET	8275-43276008		11	20.22516	INCO TO MENTER IF CALLED BOTTO
822C+50E963FC	1	11 0	214	La constant	8365-74896668			20,34414	
8238+84E8	SETER		25.0022	LTACE DOT		CATEME	57	\$14,20,0CT1322	SAVE BET
0232-4150000D	PETABL		R14.R0.OSTDATA		8394 - 56E884 82		11	M.M	ICLIAN M
6236-541963FC		LD .			8388+1766			15.14.4	HART TWO ADDRESS BITES
8234-0410		35 -	214	noth disk	6367-28248466		131	15.0	1970 1111 71357
	cmm.	eı	15	1594077	8301-8657		141	114,36,450822	IASCIL ATTE TO SEE BESSEE
8230+95500828	CLULL	30	17.114.0	IRET IT THEE	8318-45288251				ISTEP IF NOT THE BATA
6248-47528600			17,114,0	IPERIORY .	6314+47494334		3C	\$27,28 ,C12CTT	
#244+935###ZT		ct					014	26,25	THIRST ADDRESS WIRSTE TO BE
									HERT ADDRESS BITTES AGAIN
9248-475 ERESS		эс	17,214,0 .	1827 17 1802	6316+1662		1.0	25,24,0	
9218-175 E9999		DC CI	17,814.0 . 15,1,1	ICOMM?	6311-36546666		13	15,14,0	INSCIT MAR to MET MINER .
8546+93584836							311	E14,20,410E	INSCIL MARE SO BEE PLANES .
824C+9558882C 8258+475E8888		er .	25.	ICOMM?	6311-36546666		31T	214,20,43C017 227,20,CV8C0T	IASCIT STITE TO MEE MIDDLE .
8546+93584836		e: .	25. '.' 27.214.0 25.00021	ICOMAT IRET IF TRUE ICARRIAGE REFF	8311-42286527 8311-2824868		ec ser	214,20,25C0EE 227,20,CV8C0T 26,4	IASCIT MIE TO BEE BIDATE .
824C+9558882C 8258+475E8888		er 30	25. '.' 27.214.0 25.00021	ICOPPAT IRET IF TRUE	#311+3E54#### #311+45E##25E #322+474##35# #326+###3		STT SC STT	214,20,45C012 227,20,C78C07 26,4 26,25	IASCII STITE TO SEE WIDDLE SATOP 17 NOT SEE MADALE POSSITION ADDRESS FOR MEET WIDD INSERT MEET ADDRESS MADDLE
#24C-95590#2C #250-475E00#8 #254-95590#89 #250-94E#	İscanı	er sc er	25. '.' 27.214.0 25.00021	ICOMAT IRET IF TRUE ICARRIAGE REFF	#311-5854#### #315-453###254 #322-474##35# #326-8##3 #328-1665		ec ser	\$14,80,45CBE \$27,20,CVBC07 16,4 24,85 14,8002	IASCIT STIE TO BEE WIDELE ISTOP IF NOT BEE BATA INCISTION ADDRESS FOR MEET WIDE INSIET MEET ADDRESS HABLE IDUNG MEMCRI PER TO MEET WEED
#24C-9559402C #250-47510000 #254-95590000 #254-9410		er sc er	25, ', ' 27, 214, 6 25, 00032 214	ICOPPAT IRET IT THUE ICARRIAGE RETT ILUT CALLER PECIPE	#311-5654#### #315-453###254 #322-474##35# #326-60#\$ #328-1665 #324-944#####		STT SC STT	214,20,45C012 227,20,C78C07 26,4 26,25	IASCII STITE TO SEE WIDDLE SATOP 17 NOT SEE MADALE POSSITION ADDRESS FOR MEET WIDD INSERT MEET ADDRESS MADDLE
#24C+9550002C #250+475E000 #250+9550000B #250+9450		et .	25,"." 27,214,0 25,000H 214 25,007FE	ITON BILE OFFE ICUMPIANT SELL INCL CUTTER DECIDE	8311-58548668 8311-6536853 8322-67683 8328-1663 8328-1663		BAL SC SLL ORB	\$14,80,45CBE \$27,20,CVBC07 16,4 24,85 14,8002	IASCIT STIE TO BEE WIDELE ISTOP IF NOT BEE BATA INCISTION ADDRESS FOR MEET WIDE INSIET MEET ADDRESS HABLE INVENTAGE FOR TO BEET WITE
821C-9350002C 8250-47510000 8254-93500009 8250-9420 8251-94500077 8251-93500030 8262-47310000		et	25, "," 27,214,6 25,00022 214 25,00772 25, "0"	ICOPPAT INTE IF THE ICANE THE '9' T INTE IF THE ICANE THE '9' T	#311+3654#### #311+3654### #322+474##33# #322+474##33# #324+3654### #3324-8657		TI OES SIT SE	214,20,15CBE 227,20,CVECUT 16,4 16,25 14,0002 15,84,6	IASCIT BYTE TO BELL SIDALE . 15 TOP 17 SOT BELL BATA 15 TOP 17 SOT BELL BATA 15 SIDAY SANCELY NOT BELLY SIDALE 15 SIDAY SANCELY NOT BELLY SIDALE 15 SIDAY SANCELY SOT BELLY SIDALE 15 SIDAY SANCELY SIDAY 15 SIDAY SANCELY SIDAY 15 SIDAY SANCELY SIDAY 15 SIDAY SANCELY SIDAY 15 SIDAY SANCELY SIDAY 16 SIDAY SIDAY SIDAY 16 SIDAY SIDAY SIDAY 16 SIDAY SIDAY SIDAY 17 SIDAY SIDAY SIDAY 17 SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY SIDAY SIDAY 18 SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SIDAY SI
#24C+9550002C #250+475E000 #250+9550000B #250+9450		e:	25,"." 27,214,0 25,00032 214 25,00772 25,"0" 177,214,0 25,"1"	ICOMMAT INTEL TABLE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE ILLOW SITE CALLES SECISE I	8311-36548888 8311-45348251 8322-47488358 8226-8863 8328-1865 8321-36548888 8321-36548888 8331-3657 8334-45188251		BIL SE SIL ORB AI 13	214,20,45CSEI - 214,20,45CSEI - 214,20	ISSCII STEE TO SEE SIDILE INTO IT SOT REE SIDILE INTO IT SOT REE SIDIL INTO IT SOT REE SIDIL INTO IT SOT REE SIDIL INTO INTO IT SOT REE INTO INTO IT SIDIL INTO INTO IT SIDIL INTO INTO IT SIDIL INTO INTO IT SIDIL
821C-9350002C 8250-47510000 8254-93500009 8250-9420 8251-94500077 8251-93500030 8262-47310000		CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI	25,"." 27,214,0 25,00000 214 25,00772 25,"0" LT7,214,0 25,"1" LT7,20,7200	ICOMAT INT IT THEE ICAMIAGE RETY ILST CALLES SECISE ICON STAT CALL ICONE THE '0' 7 INT IT THEE IS-0' 7 ISSUEDICAL IT THEE	#311+3654#### #311+3654### #322+474##33# #322+474##33# #324+3654### #3324-8657		201 201 201 201 201 201 201 201 201 201	214,20,15CSE2 227,20,CVSCST 24,425 24,805 25,84,0 25,84,0 214,20,45CSE2 217,20,CVSCT1	LASCII HTE TO SEE WIDLE INTO 17 SOT SEE WIDLE INSTITUTE AND AND AND AND AND AND AND AND AND AND
824C-9350002C 8250-47510000 8254-93500009 8250-94120 8251-94500077 8251-93500030 8262-47310000 8264-93500034		c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c	25,"," 27,214,6 25,00028 214 25,00778 25,"6" 177,214,6 25,"1" 177,214,7 25,"4"	ICOMMY JET IT THEI CLAMINER RETY LET CLAMINE RETH LICOT STIT OAL! LICOTE THEE "6" 7 INVALIGATION THEE INVALIGATION THEE LICOTES THE "4" 7	8311-36548888 8311-45348251 8322-47488358 8226-8863 8328-1865 8321-36548888 8321-36548888 8331-3657 8334-45188251		211 221 221 231 23 21 21 21 21	\$14,89,45CSEI \$27,49,CVSCUT 16,4 16,80 14,8002 15,40 15,6 114,80,45CSEI 114,80,CVSCUI 16,4	LINCOL BUT TO BEE WIDNE THE TOTAL TO BEET WIDNE THE SET WI
624C-9550602C 6250-47518080 6254-95508083 6256-9418 6254-95508058 6262-47318080 6264-95508054 6264-47389266 6261-47389266		c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc	25,"," 27,214,0 25,00038 214 25,00778 25,"0" 177,214,0 25,"1" 177,214,0 25,"4" 177,214,0	ICOMATI INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATIO	8311-5854800 8312-58548254 8322-4749359 8322-98199882 8321-5854000 8322-6857 8334-65188254 8332-6857 8334-65188254 8332-64768356		211 211 211 211 211 211	E14,30,41CHE 201,30,CHECH 10,30 14,802 15,60 114,30,41CHECH 104,4 104,4 104,4 104,4 104,4	LINGES WITE TO BEE WITHER TO BEE WITHER TO BEE WITHER TO BEE WITHER TO BEE WITHER WITHER THE TOP THE TOP THE TOP THE THE TOP THE THE THE THE THE THE THE THE THE THE
624C-9550002C 8250-47510000 8254-95500003 8254-9418 8254-94500077 8251-94500058 8262-95500058 8264-97500058 8264-97500058 8264-97500058 8264-975000641 8272-47510000		c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c c: 3c	25,"," 27,214,6 25,00028 214 25,00778 25,"6" 177,214,6 25,"1" 177,214,7 25,"4"	ICOMMY JET IT THEI CLAMINER RETY LET CLAMINE RETH LICOT STIT OAL! LICOTE THEE "6" 7 INVALIGATION THEE INVALIGATION THEE LICOTES THE "4" 7	8311-5554000 8312-610036 8322-61003 8322-61003 8322-61003 8322-64003 8322-64003 8332-6430033 8332-6430033 8332-6430033 8332-6430033 8332-6430033 8332-6430033 8332-6430033		10 10 10 10 10 10 10 10 10 10 10 10 10 1	E14,28,21CHET 16,4 16,25 16,0002 25,64,8 25,64 21,28,21CHET 16,00 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64	LINGUI THE TO BEE ADDRESS LINGUIS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADD
824C-9538882C 8254-47518888 8254-95388889 8256-9618 8251-9558853 8262-47318988 8264-9558853 8264-95588634 8264-9558864 8272-47318888 8276-95588647		c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc c: sc	25,"," 27,214,0 25,00038 214 25,00778 25,"0" 177,214,0 25,"1" 177,214,0 25,"4" 177,214,0	ICOMATI INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATION INTELLIBRICATIO	8311-5554888 8312-5548834 8322-4748358 8322-4748358 8322-1863 8322-648882 8322-648882 8322-448882 8322-4748334 8322-4748334 8322-4748334 8322-1863		211 211 211 211 211 211	E14,30,41CHE 201,30,CHECH 10,30 14,802 15,60 114,30,41CHECH 104,4 104,4 104,4 104,4 104,4	LINGES WITE TO BEE WITHER TO BEE WITHER TO BEE WITHER TO BEE WITHER TO BEE WITHER WITHER THE TOP THE TOP THE TOP THE THE TOP THE THE THE THE THE THE THE THE THE THE
624C-9550002C 8250-47510000 8254-95500003 8254-9418 8254-94500077 8251-94500058 8262-95500058 8264-97500058 8264-97500058 8264-97500058 8264-975000641 8272-47510000		e:	ES,"," 27,E14.0 ES,000FE E14 ES,007FE ES,"0" LTT,E14.0 ES,"1" LTT,E14.0 ES,"4" LTT,E14.0 ES,"4" ETT,E14.0 ES,"4"	ICOMOS TO THE ICAMINIST HET ICAMINIST HET ICAMINIST HET ICAMINIST HET ICOMINIST HET ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICOMINIST HE ICAMINIST	9214-9218922 9224-92892 9224-92892 9224-92892 9224-92892 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-924 9224-924		10 10 10 10 10 10 10 10 10 10 10 10 10 1	E14,28,21CHET 16,4 16,25 16,0002 25,64,8 25,64 21,28,21CHET 16,00 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64 25,64	LINGUI THE TO BEE ADDRESS LINGUIS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADDRESS AND THE ADD
824C-9538882C 8254-47518888 8254-95388889 8256-9618 8251-9558853 8262-47318988 8264-9558853 8264-95588634 8264-9558864 8272-47318888 8276-95588647		CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI	E5,"," 27,114,0 E5,00010 E14 A5,00772 B5,"0" LT7,214,0 E5,"1 LT7,214,0 E5,"A" LT7,214,0 E7,00,74100 E7,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170	ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRETATION OF THE ICOMAN INTERPRET	\$744-7165279 \$744-7165279 \$744-7165279 \$774-7165279 \$774-7165279 \$774-7165279 \$774-7165279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279		10 10 10 10 10 10 10 10 10 10 10 10 10 1	E14,28,25CHI 20,28 21,29 24,002 25,46 214,002 25,46 214,20,45CHI 214,20,45CHI 214,20,45CHI 214,20,45CHI 214,20,45CHI 214,20,45CHI 214,20,45CHI	LANCE THE TO BEE WINKE LATED IN ONE ILL BATE LOVE TO WELL BAT
824C-9530802C 8250-47518080 8254-95308089 8254-95308087 8251-95508038 8262-97508034 8264-97508048 8264-97508048 8272-47318080 8272-47318080 8272-47318080	İscanı	CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI	25,"," 27,114,0 25,00038 24 25,00778 25,"0" 117,214,0 25,"1" 117,25,15108 127,25,1510 127,25,1510 25,00478 127,25,74178 25,00478 127,25,74178 25,00478 134	ICOMANY ICOMANY ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMANICA MATE ICOMA	9214-9218922 9224-92892 9224-92892 9224-92892 9224-92892 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-924929 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-92492 9224-924 9224-924		2017 2017 2018 2018 2018 2018 2018 2018 2018 2018	16,40 15,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16,40 16	AND IN THE TO BEE WIDNE THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE STREET OF THE ST
874C-9558082C 87354-9758888 8735-9558083 8736-958 8736-958 8736-95580838 8726-95580838 8726-95580838 8776-9558084 8776-9558084 8776-9558084 8771-9558777		CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI CI	E5,"," 27,114,0 E5,00010 E14 A5,00772 B5,"0" LT7,214,0 E5,"1 LT7,214,0 E5,"A" LT7,214,0 E7,00,74100 E7,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170 E77,00,74170	ICOMES TO THE ICOMES TO THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOMES THE ICOME	\$744-7165279 \$744-7165279 \$744-7165279 \$774-7165279 \$774-7165279 \$774-7165279 \$774-7165279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279 \$774-7166279		10 10 10 10 10 10 10 10 10 10 10 10 10 1	E10,20,25CEEZ B27,20,CCBCST B6,4 B6,42 B6,42 B6,43 B1,8002 B2,60 B10,300,45CEEZ B11,30,CCBCST B6,4 B11,30,CCBCST B0,4 B11,30,CCBCST B11,30,CCBCST B11,30,CCBCST B11,30,CCBCST B11,30,CCBCST B11,30,CCBCST	LINCEL WITE TO BEE WIDNE AND AND AND AND AND AND AND AND AND AND

#34E-1669					****	0300-4120000				63409.0 46010
6276-07166665	CIRCUTA		BL. OFFE	ITO MEET MEMORE ISANE AS DATA AS		8304-95188885	". detre er	1 AL, 40731 . 17	: PATA	• (8 7
\$334+344 B04 BE	CHROTTI	10	ALS. AS. OCTABER	IRESTORE ALT		#3C6-474E####	1316		1921: 1	7 40
8338-36EP84F2		12	214,10,0071222	INTESTERE ALT	2825-2245	#3CC-45E##3E#	1047 Y: 14			IF PRETOILS VAS CE
6355-6439	1	**		· · · · · · · · · · · · · · · · · · ·		8328-1777	:4 011F2 (M			C - 1110 LOY CF ,
83:1-201003/12	DIBOUT:		714.30,03:4007	ISATE BET	140-110-4455	#332+3634848 8	LD	\$14,10,03ETC		DL ALTURA 6280-1415
6362+1826	ter ra	14	12,16 12,120	1015 311E 10 35	253,48059	#300-04E9 :		A 214 protocol		411
6364-6623	2261 4	344	12,4 - tra	TUPPER MIDDLE FO		6328-10107773	CRTOUT: IR	B1.80,STATUS	ICET S	TATUS DITE
0362-5420000T		B4 :	12,00011	IEEEP CALT COOR		832C+64100001	17.0 - 11	. 11.0001	IIMITT	ER EMPTT?
0264-45016240		346	212,84,922	INTERNATION TO		#310+475##3##	1111	17.20 CATOUT	IVALT	CE INITIES TO ENTE
0341-45104324	. 160 5	Mr .	Bl4.Be,CATOUT	:*138LE (317E) C	OUT TO CAT	#3E4-4220777A	1 7111 . 601	82.80.DATA	10/F D	14 10 CMT
8372-1626	14 1184	14	12,16 - pr. ns	10/7 2474 10 32		6218-6418	9 14	A14 A.S. ACI	1 12	11 41447.333
#374-54200007		*1	12,00071	IEEEP OALT LOW	13311		al emission	105 4,26		1980
8378-42186366	Signif.	M	\$14,30,EF111			63 EA		9, 5, 5, 7 (3	~	\$180. K-11-4
4210-42004304	× 41 11	13	\$14.30,CBTOUT	1442 OUT TO CRT,		931C 9311 9372 9374	PROCEET DE	1 1 11. 11. 11. 1	. 44	414241 941 14
6366-29E683AE	2-12	"	No.		-10 Carried M	9715	PETTPED DE	. 15 11 111		M. sc (%) 2019
8384-9458				•	Character Character	0376 0376	OTTPLE DS	12350,80		3 715.00 .15
6365-6328686	ipu.		32,0044	14-7 7	-18 18 145 14	#37A #37A	OLFSTON ES	\$ C. att. 11		2014-072-03-0
0304-47700302	+ 410 +	× .	H17,88,COB .	192 17 sot 1202	2522973	6371	SEINCUT DS	15.99 AA	. 7	20164403-445
0301-9420007	27.1544	AI.	12,0007E	: FDIARL LOF T-L	M10175-4014	0102 -TI-S BH	OCTABLE ES	1,107,81	2.5	2015/05/05/02/0
6392-64269838	COMI	AI	12,00301	IMARE ASCIL	5/69-7755	C181	EMPAD: DS	- (- 1915,94 an		fut tv
6264-6425	: 11	24	214	to inthis			EMPCHD: DE			Archard Commis
4306+30103400		57	\$14,80,00ETCER	ISAVE BET	Avec to the same	8488 4428 8481 5328 8486 4428	STACHD: DE	. 3	212	1000
8390-40107773	BREBRI	18	B1.20,STATUS	ISTRIP PARITY 1	514 144 19		1	1, 10 75,0 215	. 240	9103041******
8240-14199982	11 00.0	11	21.6002	11/P BEADT7 11	WithCit-1-24	See 1	BUTTER: DE	120	-14	115141 (1151)
82444TARE39C	W7.16	36	27,20,330:53	HOOP UNTIL COAL			1	1	35	0.244 - 1 5.1
4244-14:47774	colver:	In .	21.20.DATA			*49*	JAD	s writester with and		e- i
8246-94188877	11 1344	•1	21.00772	SEEES ONLY DATA		SSST TREET	- eres 1251%	#35E BINOUT	9400 1	UFFER
0316-1621		: # ***	12.11		20000 A	#234 CTEO71	# #354 CIECE	TITA DATA	040E 1 0300 0 0400 1 0126 1 0002	## ## ## ## ## ## ## ## ## ## ## ## ##
#232-45E#F284		11	81,82	:1010 1/7		#236 CEDEL #234 CEROTI #486 DECELF #486 CETIF #171 ICSTOR #218 HIMIBS	8352 CON 8352 CYRCU 3002 CMPLF 6042 DOLOF 8256 MILITA 3006 MOALP 9316 FLORP	. 007E 501072	9002	MAS . 9320 CETCED
£386-1612 .		13			4411-1114	0174 1CSTOR	JOSE HOLLP	2250 MIDDLE	848C .	
#234-MEL##4##		11	Eld. al		1191+0+0315	#111 SETPER	7773 374TU 0110 TT713 6206 TBUR	#210 STRATA #150 TIPLIT #37E VALEDU	9131	TLP 0136 STCIE TPLLP 0156 CPSTCA CTABLE 0374 35-70TT
#29C-417#FFFF		11	12,00011	ILF COPE IN CASE	11 12224	SSS AT.14	#100 0GETC	837E 931=901		
Wind (47) 3479	+			1-		ATT C STIDATE	#108 PCITO	BATE OCTTIPE	9376 0	TTPLIT #374 #372108
M			115		*****		N1 12 6	1 Briston 00.317		3 1842 111.30
			T-100 at	17 1961	0494-5125	٠.	20 87 780		- 45	2154472-4114
			10.00.00		-9144 1159	3 \$11 0.04 5	et contraction		411	\$9945,194155
				41	2011/14/19 14		105 - 18 118.		77	2458910249-14
Et a lain man			1.00			2340	A 2107 20082	1 3.4519,74,174	315	12539557-3514
			2 (44.31		-11 11 13		124 125 221	* ***********	17	\$455/20249518
									15	2555124, 9.19
	. "		1 - 100	77 13117 04	etaper-esca		100 1111	r for iv@grad.co	1.2	18721
					1 M 1 - 1074			radies, in a e	<:	CERNSOLF - 7 15
				11	to-coc-year			1 678	- 17	212022017
v - 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 112		N Committee		12-942008		173412		13	111
M 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				11	1987 (4-925)		\$197 VT 724		76"	0.0045554.7274
in the off a state							121,141		12	, territorial
					TV restra		2012 12 721		-1	31000111-8119
49-410189 of a					C2+-0-1123+0		1 - TEV-2		.3	50048*****
personal rate					September 1988		1794 15 1933		24	property teach
64 - 112-1-7 2011					115411-154		TIS TRANSPAS	27 61309,02		C140 17 34 4 578
						24.71	et within the	1 1 1 mg + 15	114	\$210 A130
								55,740,74		
						4.5	not bette			271456445511
124	1.114						1111 11 141		14	
1.11	1214	2011	17 to r of ric	.4%			1 1-6		. 12	10:17:12:13
			2001 10 10				ti ipoper		26	accounts on the
			1. *			-7 4	ran troi	'A',64		199602000000
	2747 19				- 110		2011 11 713		24	1996010-019
							947.7 122	1 17,000		199951-941-10
				-1		110	VE ATTICION		24	#1-100 CHAPA
							11 .74 131	151151.00	10	
								***	. 16	Allen Leit
							transition	***		YICAY BLOCKS

AMPRICAL The Momory Request segment took of the editional AMPRICAL TO A XIONATANA

The System 29 operating system manages two floppy disk drives, Mand8. The system will prompt with a A > of B> depending upon which disk the operator selects as the default. Generally, most system programs (editors, debuggers, compilers, etc.) are on the program of the compilers of the compilers of the compilers of the compilers of the compilers of the compiler of the compilers of the compiler of the compiler of the compiler of the compilers of the compiler of the compiler of the compiler of the compilers of the compiler of the compiler of the compiler of the compilers of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the compiler of the comp

no se all disb half use to 2 years with his disc a country to the district as country to the district and the manager of the manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager of the second manager

A disk and most user generated programs (source programs, user bixaries, special assemblers, etc.) are on the B disk. In the following session, lower case letters are what the user typed-in, upper case letters are what System 29 responded, and comments (added as a tutorial are in curly trackets.

of thes ion els sion office	to bear of the policy of the maker with the Applica PAMERS of the
	{call the editor to edit AMD16BIT.ASM from the B disk}
the fynie sp	any program additions, changes, and/or deletions go here
• 3 slags notalizer grip and	exit the editor and save the new AMD16BIT.ASM on the B disk
nary more read than write :d <a< td=""><td>switch to the B disk as default</td></a<>	switch to the B disk as default
B>mac29 amd16bit \$ab hb pb	bb (use the modified macro assembler (MAC29) to assemble AMO16BIT.ASM and put the HEX, PRINT and SYMBOL files back on to the B disk)
ASM29 VER. 1.0	m rest to the first series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of the series of
0490 -4/201 Ellang it retinns lent	the sign of the bipal on it is on each a contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contr
03BH USE FACTOR	American Figures Barero 22 Pail busics are naturation as: System 29 and the 10 Bar Con the area for the colories of the profession disasteriors: Secretary the Bristem 29 usor car
END OF ASSEMBLY	Victorian and of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the Administration of the A
B>a:	{switch back to the A disk}
A>ddt29 h e	{run DDT29, Halt the 16-bit computer's clock and Exit DDT29}
A>set pa 3d	{set the page register bit to enable the 16-bit computer main memory as 9080 upper 32k}
A>ddt	{load 9080 DDT}
DDT VERS 1.4	
#ib:amd16bit.hex	{reference the simple monitor's HEX file on the B disk}
# r8000	{read AMD16BIT.HEX into 9080 memory beginning at location 8000 HEX (upper 32k)}
NEXT PC END	
840E 0100 577F	
≢†C	{exit DDT via control-C}
A>lbpm m29 wcs cl ul dc 1	{load the 16-bit computer's microcode (phase-1 instruction set)}
LOADING: M29.OBJ	
TITLE: MICROPROGRAM FOR	16-BIT COMPUTER
VERIFYING: M29.OBJ	
TITLE: MICROPROGRAM FOR	16-BIT COMPUTER

At this point, the AMD 16-bit high speed computer is running phase 1 instruction set in microcode and the simple monitor in larget machine language in 16-bit main memory. A CRT terminal

VERIFY COMPLETE

A>ddt29 ir 0 i r

set to 9600 baud and connected to console USART can now exercise the simple monitor.

{run DDT29, set the instruction address register to zero (IR 0), jam the address on to the

microprogram address bus (J), and run the 16-bit computer's clock (R)}

APPENDIX E

Memory Board

The 16-Bit Computer Main Memory board was organized with 8k by 16-bit RAM section and a 2k by 16-bit ROM section. The RAM section occupies address 0-8k while the ROMs are assigned addresses 8k through 10k. The memory word consists of two bytes. The least significant address ines specified whether high or low byte but is not used in the word mode. The address value from the computer is captured in a register at the beginning of the cycle; however, the most significant address ince are routed straight from the bus to the clock decode logic to make an early decision as to whether the memory board has been selected.

In the word mode, the read and write transfers are straight forward. For the byte read mode, data is output on bus bits $BD_{\sigma,7}$ while $BD_{h,15}$ are forced to zero. During byte write mode bus bits $BD_{\sigma,7}$ are duplicated internally on lines $D_{\sigma,7}$ and lines $D_{6,15}$. The signals WRHIGH or WRLOW select which byte in the RAM memory is effected.

The control logic generates the bus control line sequencing required by the 16-Bit Comouter. The memory read and write timing is shown in Figures E1 and E2. The bus controller function is simulated for the purposes of the prototype. Bus Request is clocked into a filip-flop and Bus Acknowledge is returned to

computer. The Memory Request signal from the computer initiates a memory cycle. Fifty nanoseconds later the memory board responds with Address Accept. The computer then follows this with Data Request. The memory board responds with Data Sync and 50 nanoseconds later the data read out of the memory is clocked into the output registers and output on the data bus. Cooking at the memory read iming diagram, it is seen that a read cycle is nitiated with Memory Request but the data is not sent back to the computer until the beginning of the next microcycle.

The write cycle is extended one oscillator cycle. This is necessary with the Am9124 RAMs because the data are not sent to the memory board until Data Request goes active (see Figure E2), which is 100 nanoseconds into the write cycle. With the clocked handshaked memory protocol of the 16-Bit Computer, this is easily done by delaying Data Sync one oscillator cycle. Since normally a computer performs many more read than writes, this impacts throughput only slightly.

Additional logic was appended to allow the memory to be acessed by the System 29 microprogramming development system. The Map Page (MAPP) of System 29 was used to specify the flemory. The logic interfaces the control signals required by System 29 and the 16-Bit Computer Memory board. With this logic, the System 29 user can readily read or write into the memory.

a ri establi A

Fig. 2. Sec. No. 50. Let relate the process make an ellipse the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the process of the pr

Exalt h book to and A diskli-

tud DDT29, Halt the 16-th computer and Lan Edit DD 15

inch was draided to the range away in models. There has any

LOADING, MENOES
TITLE MICROPROCERM FOR 18 PT CONFUTER
TO STREET CONFUTER
TO STREET MENOES
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFUTER
THE STREET CONFU

TRUE MICROPROGRAM FOR 18-BIT COMPUTER
VERIEV COMPLETE

first the could be set the CCL, best of all percented control on the 8,100 min.

or her TAASC Aperoon at better two one busin to all the

At this point, the AMD 16-hit tright is end concorded is unitary there is instruction set in this poorde, and the end of monitoring as a machine language in 10 bit main memory. A CRT summal




Figure E1. Memory Read Timing.







Figure E2. Memory Write Timing.






16-Bit Computer ALU.

15-36 Computer PCU Manager Advance Published




16-Bit Computer PCU Memory Address Register.


ARDENOUS C




36-3st Cornector Data Park




16-Bit Computer Data Path.






16-Bit Computer Microprogram Memory.


FUDET DAY




16-Bit Computer Memory and Clock Control.


!:









in the thompset Memory Boards.





16-Bit Computer Memory Board.







16-Bit Machine Memory Board.







All legel



Memory Sheet 2A

16-Bit Computer Memory Board (S/29 Interface).





Maring Brist A

INDEX

dar Edt end onu' i bour

AC performance, worst case, 106 AC propagation delay paths, longest, 33 Access time of memory, read, 5 Accumulator configuration, ALU, 96-99 Accumulators, 3 Add, BCD, 157, 159 microcode, 166-167 ADD DIRECT microword, 123-125 ADD IMMEDIATE microword, 123, 124 ADD instruction: description of, 349 steps for, 98 ADD microword, 123, 124 ADD RR1 microword, 123, 125 ADD WITH CARRY instruction description, 349 Adder: carry lookahead, four-bit, 94-95 full (see Full adder) Address, effective, 7 Address-based microinstruction cycle, 35 Address compare mode: Am2940, 242 Am2942, 251 Address counter: Am2940, 241 · Am2942, 250 Address-data-based microinstruction cycle, 35, 37 Address-instruction-based microinstruction cycle, 35.36 Address-instruction-data-based microinstruction cycle, 35-37 Address line control, 240 Address maintenance, 240 Address multiplexer, 15 Address output buffers, Am2940, 242 Address register: Am2940 242

Am2942.250

explainable visit and make the covers

Addressing, 7 direct. 7, 265 immediate, 7, 265 indexed, 264, 281 relative, 4-5 stack, 265 Addressing modes, HEX-29, 264-265 ALU (see Arithmetic & Logic Unit) Am25LS168 decade counter, 47 Am25LS2521, 306 Am25LS377 eight-bit registers, 39 Am26S02 306 Am27S29 512 x 8 fuse-link PROM, 288-290 Am2900 family, 7, 61 Am2900 Learning and Evaluation Kit, 260 Am2900 system, Am2914 in, 215-220, 229-231 Am2901A arithmetic logic unit/function generator. 93.98-101 Am2903 compared with, 106, 113 architecture, 99-101 arithmetic operation speed computations, logic operation with shift speed computations, logic operation speed computations, 108 magnitude only arithmetic operation with shift down speed computations, 110 microinstruction control, 101 as program control unit, 203, 204 propagation delays, combinational, 126 set-up and hold times, 126 switching characteristics of, 125, 126 timing analysis summary, 144

two's complement arithmetic operation with.

shift down speed computations, 109 Am2901B ALU/register sets, 290–298

input bus, 298, 300, 301

output bus, 298, 299

```
Am2902 carry lookahead generator, 214-215
                                                    Am2904 status and shift control unit (Cont.):
  logic diagram, 216
                                                      BCD add 157 159 166-167
Am2902A carry lookahead generator, 93-96, 201
                                                      BCD hardware additions, 154-155
Am2903 four-bit expandable bipolar microproces-
                                                      BCD to binary conversion, 155-156, 164-165
    sorstice 101
                                                     Binary to BCD conversion, 156-158, 164-165
  ALU destination control, 180
                                                     bit operations, 132
  Am2901A compared with, 106, 113
                                                     block diagram, 131
  architecture, 101-104
                                                     carry-in control multiplexer instruction codes, 134
    ALU, 102
                                                     carry-in multiplexer, 132
    ALU destination control summary, 104
                                                     condition code multiplexer, 132
    ALU functions, 103, 180
                                                     condition code output instruction codes, 134
    ALU shifter, 102-103
                                                     CPU hardware diagram, 182-187
    instruction decoder, 104
                                                     criteria for comparing two numbers following "A
    output buffers, 104
                                                         minus B" operations, 134
    Q Register, 103-104
                                                     double-length normalize command, 146-149.
    special functions, 103, 180
                                                         162-163
    two-port RAM, 102
                                                     load operations, 132
  arithmetic operation with 16-bit speed computa-
                                                     logic operation with shift speed computations.
      tions, 111
                                                         139, 141
  block diagram, 102

    logic operation speed computations, 138, 140 A

  data bus cascadino, 106
                                                     machine register condition code output, 181 A
  example, 220, 221
                                                     machine status register, 131 mem to anno seepool.
  general description, 101
                                                     machine status register instruction codes, 132, A
  logic operation with shift speed computations.
                                                                                   Acquavalators 0
                                                     magnitude only arithmetic operation with shift A
  logic operation speed computations, 110
                                                         down speed computations, 140, 142
  magnitude only arithmetic operation with shift
                                                     microprogram structure, 144-145 TOTALO COA
      down speed computations, 112
                                                     microregister condition code output, 181M: COA
  microprogram control bits, 115, 122
                                                     microstatus register, 131
                                                                             AGO incittation.
  microroutines with, 146-159
                                                     microstatus register instruction codes, 132, 181
  microword ADD, 123, 124
                                                     mnemonics, 181
                                                                                    stags for . co
  microword ADD DIRECT, 123-125
                                                     non-restoring binary roots, 153-154, 162-163
   microword ADD IMMEDIATE, 123, 124
                                                     normalization microroutine, 146-147 at AH GUA
   microword ADD RR1, 123, 125
                                                     pipelined microprogram bits: 144-146 TIM QUA
   microword FETCH, 122-124
                                                     preliminary switching characteristics, 135 1951:A
   microword INIT, 122, 123
                                                     register operations, 132 Tuot begins looky as a
   mnemonics, 180
                                                     sample microroutines, 146-159.3 Hull seet Hull
   programming, 104
                                                     shift linkage multiplexer instruction codes, 133 A
   propagation delays, combinational, 127
                                                     shift linkage multiplexers, 131-132 and approble
   RAM address cascading, 106
   registers, expanding the number of, 105-106
                                                     standard device Schottky speeds, 135 01-25 m A
  sample microroutines, 122-125
                                                                           Los SARSmA
                                                     status registers, 131
  set-up and hold times, 127
                                                     timing analysis, 135
   16-bit denign, 113-125
                                                     two's complement arithmetic operation with shift
  switching characteristics of, 125, 127
                                                         down speed computations, 139
  timing analysis summary, 144
                                                     two's complement division, 150-153, 160-161 A
  two's complement arithmetic operation with shift
                                                     two's complement multiplication, 150, 160-161 A
      down and 16-bit speed computations, 112
                                                     unsigned multiply, 147, 149, 160-161 ed.ed
Am2904 status and shift control unit, 131
                                                     Y output Instruction codes, 135 Statement to
  AMDASM Phase 1 and Phase 2 listings of micro-
                                                   Am2909 microprogram control sequencer, 33, 38
      programs, 168-179
                                                     computer control unit using, 42-45 and as a set A
  arithmetic operation and 16-bit speed computa-
                                                    Am2910 microprogram sequencer, 9, 17, 229, 231,
      tions, 141
  arithmetic operation speed computations, 138
                                                      architecture, 17-18 mA applied firstup ago the A
  arithmetic operation two's complement with shift
                                                      block diagram, 231
      down and 16-bit speed computations, 142
                                                      calculations on, 24-27
  assumed set-up time, 135
                                                      complete CCU using, 43, 48-49 065, SMSmA
```

A STATE OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PAR	127 771 44 - 177 121
Am2910 microprogram sequencer (Cont.):	Am74S240,306
computer control unit architecture using, 22-38	Am74S373.306
initializing, 38	Am74S374 registers, 290, 291, 301, 305
instruction set, 19-22	Am9080A type microprocessor, 10, 239
table, 18	CRT controller and, 62
Am2911 microprogram sequencer, 15-17, 220, 222	AMD 16-Bit Computer design (see Super Sixteen)
in computer control unit, 39-42	AMD System/29 (see System/29)
propagation delay calculations for, 24, 28-31	AMDASM, 10
Am2914 Vectored Priority Interrupt controller,	definition file, 330, 336-337
211-235	and assembly file, 79-87
in Am2900 system, 215-220, 229-231	Phase 1 and Phase 2 listings of Am2904 micropro-
block diagram, 212-214	grams, 168-179
cascading, 214-215	AND BYTE instruction description, 351
logic symbol, 212	AND instruction description, 349
microinstruction set, 212-213	Applications, microprogram state machine,
programming, 212-213	22 _34
registers, 213 –214	Architecture:
time delay using, 220, 224 –229	Am2901A, 99-101
Am2918 four-bit register, 10, 42, 47	Am2903 (see Am2903, architecture)
Am2922 eight-input multiplexer, 24 –32, 47	Am2940, 241 –247
Am2930 program centrol unit, 201-204	Am2942, 249-251
block diagram, 201	computer, 2-10
parallel look-ahead expansion scheme for, 202	microcomputer, block diagram of, 10
ripple expansion scheme for, 202	microprogrammed, 10
Am2940 DMA address generator, 241-249	possible state machines, 34-37
architecture, 241-247	figure, 35-37
control modes, 242-243	subroutine stack, 200
example design, 247-249	Super Sixteen CPU, 321-330
general description, 241	logic diagrams, 365-384
instructions, 243	Arithmetic & Logic Unit (ALU), 3-6, 93
timing, 243-247 Process & Statisting Values Q	Am2903, 102
Am2942 Programmable Timer/Counter, DMA Ad-	destination control, Am2903, 180
dress Generator, 249-256	destination control summary, Am2903, 104
architecture, 249-251	functions, Am2903, 180
block diagram, 250	multi-register, 98
control modes, 251	shifter, 102-103
example designs, 252, 254-256	Super Sixteen, 321-323, 366-367
function toble 252	Arithmetic & Logic Unit/accumulator configuration
general description, 249	96-99
instructions, 251–253	Arithmetic & Logic Unit/register sets, Am2901B,
Am29705 16-word by 4-bit two-port RAM, 105-106	290-298
block diagram, 105	Arithmetic & Logic Unit/three register machine, op-
Am29761 265-word 4-bit PROM, 39	eration of, 98-99
Am29803A 16-way branch control unit, 43	Arithmetic operation with 16-bit speed computa-
computer control unit using, 42-45	tions:
function table, 46	Am2903, 111
Am29811A next address control unit, 15-17	Am2904, 141
in computer control unit, 39-42	Arithmetic operation speed computations:
instruction set, 16	Am2901A, 108
instruction set difference from Am2910 instruc-	Am2904, 138
tion set. 22	Arithmetic operation two's complement with shift
propagation delay calculations for, 24, 28-31	down and 16-bit speed computations, Am2904
Am74S138,306	142
Am74S158 Two-Input Multiplexer, 42	Arithmetic operations. 3
Am74S175, 42	HEX-29, 266-267
Am74S181 four-bit arithmetic logic unit/function	Arithmetic Processor Unit, 6
generator, 96, 97	Asynchronous events, 207

BCD add, 157, 159 Carry propagate, 94 Cascading the Am2914, 214-215 microcode, 166-167 BCD conversion, binary to, 156-158 CCU (see Computer Control Unit) microcode, 164-165 Central processing unit architecture, Super Sixteen, BCD hardware additions, Am2904, 154-155 321-330 BCD to binary conversion, 155-156 logic diagrams, 365-384 Central Processor Unit (CPU). 3-7 microcode, 164-165 hardware diagram, Am2904, 182-187 Binary conversion, BCD to, 155-156 microcode, 164-165 HEX-29 (see HEX-29 CPU) Binary roots, non-restoring, 153-154 with internal high speed registers, 3, 4 microcode, 162-163 read timing, Super Sixteen, 325 Centralized DAM. 240 Binary to BCD conversion, Am2904, 156-158 microcode, 164-165 Channels, 275-276 Bipolar microprogram controller, 17 Clock, system: Logic Symbol. £12 x Bit operations, Am2904, 132 Am2940, 242 תוניוסות לישכנו כת יבו Bit slice timing, 106-113 · Am2942, 251 Block diagram: 8-phase, 8 Am2903, 102 HEX-29, 278, 281, 286 Am2904, 131 Clock control, Super Sixteen, 322, 324, 374-375 Am2910, 231 Clock pulse (CP), 262 Am2914, 212-214 numbered, 66 COMPARE instruction description, 350 Am2930, 201 Am2942, 250 COMPARE LOGICAL BYTE instruction description, Am29705, 105 DMA peripheral controller, 248 COMPARE LOGICAL instruction description, 350 HEX-29, 278, 280, 282-285 COMPARE LONG instruction description, 353 microcomputer architecture, 10 Computer, stored-program, 3-7 Branch and link flow chart, 339, 341 Computer architecture, 2-10 (See also Architecture) BRANCH AND LINK instruction description, 355 Branch and stack instruction, 200 Computer basics, 3-5 Branch code, HEX-29 microprogram sequencer, 288 Computer control flow diagram, 34 BRANCH instruction, 14 Computer control function flow diagram, 9 BRANCH instruction description, 355 Computer Control Unit (CCU), 5-10 BRANCH ON CONDITION instruction description. architecture, 15-17 using Am2909 and Am29803A, 42-45 BRANCH ON INDEX instruction description, 355 using Am2910, 22-38, 43, 48-49 **BRANCH** operation, 4 using Am2911 and Am29811A, 39 Branches, conditional, 261-262 using Super Sixteen, 322 Bulk Memory, 6 set-up for high-speed micro-level interrupt han-BYTE SWAP instruction description, 351 dling, 232 Bytes, 8-bit, 191 timing, 23-33 Computer data path, three register, 97 Computer design, AMD 16-bit (see Super Sixteen) Condition code input, 202 Call executive instruction, 275 Condition code multiplexer, 15. CALL instruction description, 352 Am2904, 132 Call interrupt service routine microprogram, 220, Condition code output instruction codes, Am2904. Condition code register, HEX-29, 263-264 Carry flag, 263 Carry generate, 94 Condition select multiplexer, 261 Conditional branch flow chart, 339, 340 Carry-in, 94 Carry-in control multiplexer instruction codes, 134 Conditional branches, 261-262 Carry-in multiplexer, Am2904, 132 CONDITIONAL JUMP PIPELINE instruction, 19. Carry lookahead adder, four-bit, 94-95 21-22

figure, 20

CONDITIONAL JUMP REGISTER/COUNTER or

PIPELINÉ instruction, 21

Carry lookahead generator. Am2902A, 93-96, 201

Carry method usages, ripple, 95

Carry output flag, 99

CONDITIONAL JUMP REGISTER/COUNTER or PIPELINE instruction (Cont.):

figure, 20

Conditional jump speed computations, 24, 25, 28, 29 CONDITIONAL JUMP-TO-SUBROUTINE instruction, 19, 21

figure, 20

CONDITIONAL JUMP VECTOR instruction, 21 figure, 20

Conditional jumping, 13-15 and the same

Conditional operation, 4

Conditional push speed computations, 32

CONTINUE instruction, 22

figure, 20 .

CONTINUE (CONT) statement, 13

Control modes, Am2940, 242-243

Control register:

Am2940 241

Am2942, 250

Control store, 260 Counter register, microprogram, 15

CP (clock pulse), 66, 262

CPU (see Central Processor Unit)

CRT controller:

AMDASM definition and assembly files, 79-87 complete wiring diagram for, 50, 52-53

design of, 47, 50-61

display formats accommodated on, 78-87

logic diagram, 47, 51

of interface circuit for, 62, 63 Miletal Guidana

microprogram for, 50, 54-56

principle of operation, 47, 50

software emulation, 66-67

of System 29 universal card, 88

timing considerations, 50, 57-61

wiring diagrams, 62, 64-65

Cycle steal method, 240

D bus, 97 -Dinput, 101

Data-Based microinstruction cycle, 35, 36

Data bus cascading, Am2903, 106

Data formats 191

Data movement, HEX-29 mnemonics, 267

Data movement capabilities, 7

Data multiplexer:

Am2940, 242

Am2942, 251

Data path, 92-187 Super Sixteen, 324, 370-371

three register computer, 97

Data routing, 261-262

Data transfer control, 240 to a sto sole and bonding

Dead page, 274

DECIMAL ADD instruction description, 353

DECIMAL SUBTRACT instruction description, 353 DECREMENT INDEXES instruction description, 353

Defined register class of instructions, 265 Definition file, AMDASM, 330, 336-337

Delay, time, using Am2914, 220, 224-229 Delay path, longest signal, 23-24

Delays, 6

Depth, memory, 5

Depth-over-width (d/w) ratio of memory, 10

Design, microprogrammed, 12-61

Direct addressing, 7, 265

Direct memory access (DMA), 6, 238-256 centralized, 240

control, HFX-29, 301, 305

distributed, 240

implementation, 240

I/O system, 240

peripheral controller block diagram, 248 repetitive, 240

Direct memory access (DMA) Address Generator.

Am2940, 241-249

Direct memory access (DMA) Controller, 240

Disk drive management, System 29 operating system. 361

Distributed DMA, 240

Dividend in divide operations, 151

Division, two's complement, 150-153

microcode, 160-161

Divisor in divide operations, 151

DMA (see Direct memory access)

Double-length normalize command, 146-149

microcode, 162-163

Double words, 32-bit, 191

d/w (depth-over-width) ratio of memory, 10

Effective address, 7

Emulation, software, of CRT controller, 67-77 Enable control, extended, 42

Enable stack signal (FILE ENABLE), 15

Engineering model Super Sixteen, 346-348

EXCHANGE BYTE instruction description, 351 EXCHANGE PROGRAM STATUS instruction de-

scription 351

EXECUTE instruction description, 353

Execution of microinstructions, 13

Executive interrupts, 207

Exponent, signed, 191

Extended enable control, 42

Fbus. 97 FETCH, overlapping or pipelining, 14-15

FETCH instruction, 4

FETCH microword, 122-124 Fetch routine, 220, 223, 231 Fields, microinstruction, 13 FILE ENABLE (enable stack signal), 15 Fixed point numbers, 191 Floating point numbers, 191 Flow diagram: computer control, 34 computer control function, 9 read control, 249 FORMATTING, 13 Fraction, signed, 191 Full adder: basic, understanding, 93-99 four-bit ripple-carry, 93

Full adder cells, cascaded, 93

truth table, 93

Full stack, 19

General purpose (GP) computer, 8 General register class of instructions. 265 Generate, carry, 94 GP (general purpose) computer, 8

.

Function logic, 262

HAL (HEX-29 Assembly Language), 264 Half sign flag, 263 HEX-29 Assembly Language (HAL), 264 HEX-29 CPU, 258-315 addressing modes, 264-265 arithmetic operations, 266-267 block diagram, 278, 280, 282-285 carry-in control, 290 condition code control, 290, 298 condition code register, 263-264 DMA control, 301, 305 DMA/refresh control, 275-276 features, 259-260 general specifications, 263-275 instruction matrix, 273-274 instruction set, 265-274 internal CPU registers, 263 interrupt control, 301-304 interrupt structure, 275 macro instructions, 268-272 microcode, 307-315 microprogram control, 281, 287-288 microprogram sequence branch code, 288 microword memory, 288-290 operating system for timesharing (HOST), 275 shift and rotate linkage, 290 system bus, 276-277 system clock, 278, 281, 286 system design goals, 259

HEX-29 CPU (Cont.): The Data street DATIONALISE system timing, 277-281 HEX-64KBS static memory card, 306

CONCORDED AND APPROXIMENTAL PROPERTY.

ICU (interrupt control units), 215, 219, 220 Immediate addressing, 7, 265 Immediate instruction flow chart, 337, 339 Indexed addressing, 264, 281 Indirect addressing, 7 INIT microword, 122, 123 Initializing the Am2910, 38 Input, vector, 42-43 Input bus, Am2901B, 298, 300, 301. (**) EUW MOS INPUT BYTE instruction description, 354 Input instruction flow chart, 340, 341 Input/output (see I/O) INPUT WORD instruction description, 354 INSERT CHARACTER instruction description, 350 Instruction-Based microinstruction cycle, 35 Instruction control speed computations, 27, 30 Instruction-data-based microinstruction cycle, 35. Instruction Decoder, 9 Am2903, 104 Am2940, 242 Am2942, 251 Instruction descriptions, Super Sixteen, 349-355 Instruction Enable pin, 202 Instruction formats, 191 HEX-29 264 Super Sixteen, 321 Instruction matrix, HEX-29, 273-274 Instruction register, 7 Instruction set. 7 Am29811A, 16 HEX-29, 265-274 Instruction types, 191-197 memory immediate instruction, 197 memory to memory indexed instruction, 196 memory to memory instruction, 194 register immediate instruction, 196 register to indexed memory instruction, 195 register to memory immediate instruction, 195register-to-memory-reference instruction, 193-

register-to-register (RR) instructions, 191-193

register with short-immediate instruction, 194-

Am2940, 243 Am2942, 251 – 253

defined register class of, 265

executed sequentially, 198

executing, 4-5

195

Instructions, 3

Instructions (Cont.): general register class of, 265 Super Sixteen, 319-321 (See also Microinstructions) Interface circuit for CRT controller, 62, 63 Intermediate slice (IS), 102 Internal high speed registers, CPU with, 3, 4 Interprocessor interrupts, 207 Interrupt, 206-235 Super Sixteen, 324, 376-377 Interrupt acknowledge, 208 Interrupt control, HEX-29, 301-304 Interrupt control units (ICU), 215, 219, 220 Interrupt Controller, 6 Interrupt driven I/O, 239 Interrupt example, microprogram level, 229-235 Interrupt handling: computer control unit set-up for high-speed micro-level, 232 sequence of events for, 207-208 Interrupt masking, 207-208 Interrupt microprogram, return, 220, 223, 231 Interrupt nesting, 210 Interrupt priority encoder, 210-211 Interrupt recognition, 207 Interrupt registers, HEX-29, 264 Interrupt request: instruction flow during, 220, 223 multiple, 209 daisy chain acknowledge, 209 single: daisy chain acknowledge, 208 multiple poll, 208 Interrupt request clearing, 210 Interrupt request handling, multiple, 210 Interrupt request masking, dynamic, 210 Interrupt request prioritization, 210 Interrupt request priority threshold, 211 Interrupt Return instruction, 208 Interrupt sequence timing, 234, 235 Interrupt service routine, 208 Interrupt service routine microprogram, call, 220, Interrupt service routine nesting, 211 Interrupt structure, 208-209 general purpose, 210-211 HEX-29, 275 Interrupts: machine versus microprogram level, 207 microprogram, 43 priority schemes in, 209–210 types of, 207 Intraprocessor interrupts, 207 Intrasystem interrupts, 207 Invalid access block, 274 Invalid instruction trap, 275 I/O (input/output), 239

VO (input/output) (Cont.): DMA, 240 Super Sixteen, 324, 376–377 write timing, 328 IS (intermediate slice), 102

JMP (JUMP) instruction, 13 JUMP, UNCONDITIONAL, 14-15 JUMP and ZERO (JZ) instruction, 19 figure, 20 JUMP (JMP) instruction, 13 JUMP MAP instruction, 19 figure, 20 Jump map speed computations, 26, 29, 30 JUMP operation, 4 JUMP-TO-ONE-OF-TWO-BRANCH-ADDRESSES instruction 17 JUMP-TO-ONE-OF-TWO-SUBROUTINES instruction, 15, 17 JUMP-TO-SUBROUTINE instruction, 15, 200 Jumpina: conditional, 13-15 microprogram, 13 JZ (JUMP and ZERO) instruction, 19, 20

t ast-in first-out (LIFO) stacking arrangement, 199 Latch bypass, 220 Latency times, 6 Least significant slice (LSS), 102 LIFO (last-in first-out) stacking arrangement, 199 LOAD BYTE instruction description, 350 LOAD COUNTER AND CONTINUE instruction, 22 figure, 20 LOAD instruction description, 349 Load operations, Am2904, 132 LOAD PROGRAM STATUS WORD instruction description, 351 Load select control function, 14 LOAD STACK instructions, description of, 352 Logic diagram: Am2902, 216 Super 6ixteen CPU, 365-384 Logic operation with shift speed computations: Am2901A, 109 Am2903, 111 Am2904, 139, 141 Logic operation speed computations: Am2901A, 108 Am2903, 110 Am2904, 13B, 140 Logic symbol, Am2914, 212 Logical address, 273-274 Logical data, 191

Logical operations, 3 . HEX-29 mnemonics, 267 Lookahead adder, four-bit carry, 94–95 LSS (least significant slice), 102

Machine interrupts versus microprogram level interrupts, 207

Machine level instructions, microprogram instructions versus. 9-10

Machine register condition code output, Am2904,

Machine status register, Am2904, 131

Machine status register instruction codes, Am2904, 132, 181

Machines, microprogrammed, 260–262 versus non-microprogrammed, 8–9 Macro assembler disable opcode patch, 347 Macro instructions, HEX-29, 268–272

(See also Instructions) Macro library, 347, 356-357

Magnitude only arithmetic operation with shift down speed computations:

Am2903, 110, 112 Am2904, 140, 142

Mapping PROM, 15, 17

MAR (Memory Address Register), 3-6 Mask bus, 220

MDR (Memory Data Register), 3-6 Memory:

emory: Bulk, 6

depth-over-width ratio of, 10 microprogram, 8, 13 program to write into, 88–89 random access (see Random Access Memory)

read access time of, 5

Memory access: direct (see Direct memory access)

random (see Random Access Memory) Memory Address Register (MAR), 3-6

Memory addressing scheme: with PC in ALU, 193

with PC outside ALU, 197

Memory board, Super Sixteen, 362, 378–381, 384
Memory control, Super Sixteen, 322, 324, 374–375
Memory Data Register (MDR), 3–6

Memory depth, 5

Memory immediate instruction, 197

Memory management, HEX-29, 273-274 Memory management registers, HEX-29, 264

Memory mapped I/O, 239

Memory mapping program address, 273 –274 Memory read timing, Super Sixteen, 363

Memory to memory indexed instruction, 196
Memory to memory instruction, 194

Memory width, 5

Memory write timing, Super Sixteen, 364

branch and stack instruction, 200
memory immediate instruction, 197
memory to memory indexed instruction, 196
memory to memory instruction, 194

register Immediate instruction, 196
register short-immediate instruction, 195
register to indexed memory instruction, 195
register to memory immediate instruction, 195

register to memory immediate instruction im-

register-to-memory-reference instruction, 194 register-to-register instruction, 193 register-to-register instruction with overlap of

execute and PC control, 198
return-from-subroutine instruction, 200
Super Sixteen, 337–345

Microcode translation, Super Sixteen, 345, 346
Microcomputer:

HEX-29 (see HEX-29 CPU) 16-bit (see Super Sixteen)

Microinstruction control, Am2901A, 101
Microinstruction cycle, 35–37

Microinstruction fields, 13
Microinstruction format. Super Sixteen. 330–337

Microinstruction format, Super Sixteen, 330– Microinstruction set, Am2914, 212–213 Microinstructions, 13

execution of, 13

(See also Instructions)
Micromachine, 7, 8-10

Microprogram: Am2904 AMDASM Phase 1 and Phase 2 listing of, 168-179

AMDASM definition and assembly files, 79–87
CRT controller, 50, 54–56

... 92 topphe cuttein

Super Sixteen, 340, 342–345
Microprogram control, 260–261

HEX-29, 281, 287-288

Microprogram control bits, Am2903, 115, 122 Microprogram controller, bipolar, 17

Microprogram counter (mPC), 18 Microprogram counter register, 15

Microprogram execution, timing diagram of, 37

Microprogram instructions, machine level instructions versus, 9–10

Microprogram interrupt, 43 Microprogram jumping, 13

Microprogram level interrupt: example of, 229-235

versus machine interrupts, 207 Microprogram memory, 8, 13

Microprogram sequencer, 260-261 Microprogram start-up flow chart, 337

Microprogram state machine applications, 33–34 Microprogram structure, Am2904, 144–145

Microprogrammed architecture, 10

Microprogrammed design, 12-61	OP CODE (operation code), 7, 9
key features of, 13	Operands, 3
Microprogrammed machines, 260-262	for operations, 7
Microprogramming, 259	Operating system, System 29, disk drive manage-
Microprogramming control, subroutining in, 15	ment, 361
Microregister condition code output, Am2904, 181	Operation code (OP CODE), 7, 9
Microroutines, sample:	Operations, operands for, 7
Am2903, 122-125	OR BYTE instruction description, 351
Am2904, 146-159 (1949) 15 (1941) 16/14 (1954) 14	OR instruction description, 349
Microstatus register, Am2904, 131	Output buffers, Am2903, 104 - Abos 115 ampt not
Microstatus register instruction codes, Am2904,	Output bus, Am2901B, 298, 299
132, 181 - Anne Bank (CRI. Genuera, Roller)	OUTPUT BYTE instruction description, 354
Microword ADD, 123, 124	Output flags, 99
Microword ADD DIRECT, 123-125	Output instruction flow chart, 340, 341
Microword ADD IMMEDIATE, 123, 124	OUTPUT WORD instruction description, 354
Microword ADD RR1, 123, 125	Overflow, 95
Microword FETCH, 122-124	Overflow detect output flag, 99
Microword INIT, 122, 123	Overflow detection signal (OVR), 93, 101, 102
Microword memory, HEX-29, 288-290	Overlap of execute and PC control, 198
Microword register, 14	Overlapping: et /9,91000000 og 41,9
Mode control, 240	FETCH, 14-15
Monitor listing, Super Sixteen, 347, 358-360	Super Sixteen, 322
Most significant slice (MSS), 102	OVR (overflow detection signal), 93, 101, 102
MOVE LONG instruction description, 353	0.10.10
mPC (microprogram counter), 18	21 Hall 1
MSS (most significant slice), 102	· *** ** *** *** **** ****
Multiplexer (MUX): In the provide compage in SE	Parallel cascade mode, 214-217
address, 15 (credovice or (Xf))	Parallel look-ahead expansion scheme for Am2930,
condition code, 15	202
data, 242, 251	PCU (see Program Control Unit)
three-input, 99	Phase 1 and phase 2 periods, 277-278
Multiplication, two's complement, 150 and multiplication	Physical page zero, 273
microcode, 160-161	Pin functions, 17
MULTIPLY instruction description, 350	Pipeline registers, 14-15, 260-261, 290, 291
Multiply unsigned instruction, 147, 149	Pipelined microprogram bits, Am2904, 144-146
microcode, 160-161	Pipelined operations, Super Sixteen, 329-330
MULTIPLY UNSIGNED instruction description, 350	Pipelining:
Multiprocessor, interrupts in, 207 (control 20)	FETCH, 14-15
MUX (see Multiplexer)	Super Sixteen, 322
Grand Description of Section 2	Polling, 6 intributions significant material days saters.
uit pur Bis, Bist, A bramé	versus non-polling systems, 207
Amazon 12" Amazon Pas	POP instruction description, 352
Noutput, 102 on the Blanchae dam etaios basit her?	POP operation, 18 FOR Set Transport work
Negative numbers, 191	Positive numbers, 191
Negative single-length number, normalized and un-	normalized and unnormalized, 146
mes normalized, 147 (but sometharting) But Bling	P/POP instruction description, 352
Nested subroutine example, 199 and apple 1 mine	P/PUSH instruction description, 352
Nesting: CT AUCOA	Priority schemes in interrupt, 209-210
of interrupt service routines, 211	Program, 3
of interrupts, 210	to write into character memory, 88-89
Non-polling versus polling systems, 207	Program control, HEX-29 mnemonics, 267
Non-restoring binary roots, 153–154	Program Control Unit (PCU), 4-6, 197-204
microcode, 162–163	Am2901A as, 203, 204
Normalization microroutine, 146–147	counter-type, 4
Normalized negative single-length number, 147	Super Sixteen, 321, 368-369
Normalized positive number, 146	Program control unit performance, improving,
Numerical value of zero, 191	197-203

Program steps. 4 Programmed I/O. 239 Programming, 7 Am2914, 212-213 PROM.8 mapping, 15. 17 Propagate, carry, 94 Propagation delay calculations: on Am2910 microprogram sequencer, 24-2, for Am2911 and Am29811A design, 24, 28-31 Propagation delays, combinational: Am2901A.126 Am2903 127 PUP (push/pop control), 15 PUSH/CONDITIONAL LOAD COUNTER instruction, 19-21 figure, 20 PUSH instruction description, 352 PUSH operation, 18 Push/pop control (PUP), 15

Q input, 101 Q register, 99 Am2903, 103-104

input field, 99 Random Access Memory (RAM), 8, 99 address cascading, Am2903, 106 shift network, 99 two-port, 102 write enable (RAM EN), 99 Read access time of memory, 5 Read control flow chart, 249 Register immediate instruction, 196 Register operations, Am2904, 132 Register with short-immediate instruction, 194-195 Register to indexed memory (RX) instructions, 195 addressing, 7 flow chart of, 337, 338 sequence of, Super Sixteen 328 Register to memory immediate instruction, 195-196 Register-to-memory-reference instruction, 193-194

Register-to-register (RR) instructions, 191–193 addressing, 7 flow chart of, 337, 338 sequence of, Super Sixteen, 328 Registers: Am2914, 213–214

pipeline, 14-15, 260-261, 290, 291

Working, 3
Relative addressing, 4–5
Reliability, system, 277
Remainder, true value of, 151

REPEAT LOOP, COUNTER ≠ ZERO instruction, 21 REPEAT PIPELINE REGISTER, COUNTER ≠ ZERO. figure, 20 Repetitive DMA, 240 RESET instruction, 18, 19 figure, 20 Restore after interrupt service routine, 208 Return-from-interrupt sequence timing, 234, 235 Return-from-subroutine command, 198 RETURN-FROM-SUBBOUTINE instruction, 15, 21 figure 20 Return-from-subroutine instruction microcode, 200 RETURN instruction description, 352 Return interrupt microprogram, 220, 223, 231 Return register, 198 Ripple carry method usages, 95 Ripple cascade mode, 214-217 Ripple expansion scheme for Am2930, 202 Ripple propagation time, 93 + gas an ing ghoM ROTATE LEFT instruction description, 354 ROTATE RIGHT instructions, description of, 354 Rotating structure interrupt scheme, 209-210 RR instructions (see Register-to-register (RR) instructionsl RX instructions (see Register to indexed memory (RX) instructions)

S (sum output), 93 Sinput field, 99 S/29 (see System/29) Save status, 207 Schottky speeds, standard device, 107 Am2904, 135 SET, CLR. COMPLEMENT, TEST BIT PSW instruction description, 352 Set-up and hold times: Am2901A 126 Am2903, 127 Shift and rotate instruction flow chart, 339, 336 15 Shift-down operations, 115 SHIFT LEFT instructions, description of, 354 Shift linkage multiplexer instruction codes, Am2904, 133 Shift linkage multiplexers, Am2904, 131-132 Shift network, RAM, 99 SHIFT RIGHT instructions, description of, 353 Shift-up operations, 115 Shifter, 3, 4 Sign bit output flag, 99 Signal delay path, longest, 23-24 Single-length normalize command, 146-148

microcode, 162-163

Slice: Sham too yer a station of aW	Super Sixteen (Cont.):
intermediate (IS), 102	RR instruction sequence, 328
least significant (LSS), 102	RX instruction sequence, 328
most significant (MSS), 102	S/29 WCS interface, 382-384
Software, 7	system organization, 319
Software emulation of CRT controller, 66-77.	SUPERVISOR CALL instruction description,
SP (stack pointer), 4, 15, 18	352
SSI/MSI, 135, 143	Switching characteristics:
Stack, full, 19	Am2901A, 125, 126
Stack addressing, 265	Am2903, 125, 127
Stack and link, 198	preliminary Am2904, 135
Stack pointer (SP), 4, 15	Sync control logic, 232, 233
built-in, 18	System reliability, 277
Standard device Schottky speeds, 107	System/29, 10, 345, 347-348
Am2904, 135	operating system disk drive management, 361
Static structure interrupt scheme, 209	universal card, 88
Status bus, 220	WCS interface, Super Sixteen, 382-384
Status registers, Am2904, 131	3 Lawy - 2010 1010 1010
STORE BYTE instruction description, 350	549.2940 242
STORE CHARACTER instruction description, 350	() () () (
STORE instruction description, 349	TEST END-OF-LOOP instruction, 22
STORE PROGRAM STATUS WORD instruction de-	figure, 20
scription, 351	TEST IMMEDIATE instruction description, 350
STORE STACK instructions, description of, 352	THREE-WAY BRANCH instruction, 22
Stored-program computer 3-7	figure, 20 ALC: SIECTIA
Zubrouting avample, poeted 100 1 leasement of all	Time delay using Am2914, 220, 224-229 1000 010
Subroutine stack architecture, 200	Timing: OALSMA
Subroutining, 198–202	Am2940, 243-247
in microprogramming control, 15	bit slice, 106-113
SUBTRACT instruction description, 349	CCU, 22-33
SUBTRACT WITH CARRY instruction description,	HEX-29 system, 277 -281
349	interrupt sequence, 234, 235
Sum output (S), 93	return-from-interrupt sequence, 234, 235
Super Sixteen, 318 –384	Timing analysis, Am2904, 135
ALU, 321–323, 366–367	Timing analysis summary, 144
central processing unit architecture, 321–330	Timing considerations, CRT controller, 50, 57-61
logic diagrams, 365–384	Timing diagram of microprogram execution, 37
central processing unit read timing, 325	Transfer complete circuitry:
clock and memory control, 322, 324, 374-375	Am2940, 242
	Am2942,251
computer control unit, 322	TRANSLATE AND TEST instruction description,
data path, 324, 370-371	353
engineering model, 346–348	TRANSLATE instruction description, 352
instruction descriptions, 349-355	Trap, 275
instruction format, 321	Truth table, full adder, 93
instructions, 319–321	
interrupt and I/O, 324, 376-377	Two-port RAM, 102 Two's complement arithmetic operation with shift
I/O write timing, 328	down and 16-bit speed computations, Am2903
macro library, 347, 356–357	112
memory board, 362, 378-381, 384	
memory read timing, 363	Two's complement arithmetic operation with shift
memory write timing, 364	down speed computations:
microcode, 337-345	Am2901A, 109
microcode translation, 345, 346	Am2904, 139
microinstruction format, 330-337	Two's complement division, 150-153
microprogram, 340, 342-345	microcode, 160-161
monitor listing, 347, 358 – 360	Two's complement multiplication, 150
pipelined operations, 329–330	microcode, 160-161

Unconditional branch flow chart, 339
UNCONDITIONAL JUMP, 14–15
Unconditional operation, 4
Unnormalized negative single-length number, 147
Unnormalized positive number, 146
Unsigned multiply, 147, 149
microcode, 160–161

Vector bus, 220 Vector generator, 232, 233 Vector input, 42–43

Am2942, 251

Width, memory, 5
Word count compare mode:
Am2940, 242
Am2942, 251
Word count equals zero mode, Am2942, 251
Word count maintenance, 240
Word count register:
Am2940, 242
Am2942, 251
Word counter:
Am2940, 242
Am2942, 242

Word counter carry out mode: Am2940, 243 Am2942, 251 Word lengths, 191 Words, 5 16-bit, 191 Working Registers, 3 Write-protect bit (WP), 273

XOR BYTE instruction description, 351 XOR instruction description, 350

Y output instruction codes, Am2904, 135 Y outputs, 101 three-state, 18

Zero, numerical value of, 191
Zero detect output flag, 99
ZERO instruction, 43

Hsuch Te-Huang

BIT-SLICE Microprocessor Design

JOHN MICK AND JIM BRICK

By John Mick, Engineering Manager for Systems and Applications of Digital Bipolar Products, and Jim Brick, Manager, Microprocessor Support, Advanced Micro Devices, Inc.

Applications requiring more than eight bits of precision, substantial amounts of arithmetic processing, aherence to a predefined instruction set, or blazing speed need something special. More than a fixed-instruction-set MOS microprocessor has to offer. The keys are microprogramming capability and bipolar LSI.

Today the 2900 family of bit-slice microprocessor components dominates microprogrammable bipolar LSI. But until now the critical information has been buried in a mass of theory and application notes.

Here, under one cover, all the theory is pared down to essentials and presented in a coherent manner. Application examples are used liberally to illustrate important points. And the authors end up designing not one, but two complete 16-bit microprogrammable bit-slice microprocessors.



John Mick is Engineering Manager for Systems and Applications of Digital Bipolar Products at Advanced Micro Devices, Inc. With AMD since 1973, John came up with the concept of the Am2901 4-bit slice microprocessor. He designed it, built it, and has since directed development efforts for all devices in the family. He has a BSEE from Kansas State University, an MSEE from Arizona State University, and is the author of more than 20 technical articles and numerous application notes.



Jim Brick, Manager, Microprocessor Support, has been intimately involved in design and development of bipolar LSI devices for the last three years at Advanced Micro Devices, Inc. Jim attended San Jose City College, Cabrillo College, Foothill College, Oregon State University, and Brooks Institute of Photography. He holds a Bachelor of Computer Sciences Degree.

Melgar Photographers, Santa Clara, CA Jacket design by Neo-Concepts Inc.

MICROPROCESSOR DESIGN OHN MICK AND JIM BRICK

BIT-SLICE MICROPROCESSOR DESIGN





DESIGN MIC Mich and Brief

